Plenary Session

Wednesday AM  Room: Jordan Auditorium, Mendoza College of Business
June 23, 2010  Location: University of Notre Dame

8:20 AM Awards Ceremony
8:30 AM Plenary

Epitaxial Graphene: Designing a New Electronic Material: Walter A. de Heer; 1Georgia Institute of Technology

Since 2001 the Georgia Tech epitaxial graphene research team and its collaborators have developed the new field of epitaxial graphene electronics. The current status of epitaxial graphene research will be presented, including the production methods and recent results from various characterization investigations. Methods have been developed to grow monolayer and multilayer epitaxial graphene (MEG) on the C-face of hexagonal silicon carbide with up to 100 graphene sheets and its extraordinary transport properties have been demonstrated, including the quantum Hall effect. The monolayer films have high mobilities and exhibit the half integer quantum Hall effect. The Georgia Tech Confinement Controlled Sublimation method to produce uniform epitaxial graphene layers will be explained. Surprisingly, the properties of MEG are closely related to monolayer graphene rather than graphite, as a result of an unusual rotational stacking of the graphene layers that causes the graphene sheets to electronically decouple. Consequently the electronic band structure of MEG is composed of Dirac cones. The charge carriers are chiral and exhibit a non-trivial Berry’s phase. Weak anti-localization and quantum confinement has been demonstrated. Landau level spectroscopy further exhibits record-breaking room temperature mobilities and well resolved Landau levels below 1 T, indicating extremely low carrier densities and good homogeneity of the material. Efforts towards large-scale electronic device patterning will be reviewed.

9:20 AM Break

Session A: High-K Gate Dielectrics

Wednesday AM  Room: 102
June 23, 2010  Location: University of Notre Dame

Session Chairs: John Conley, Oregon State University; Peter Moran, Michigan Technological University

10:00 AM Invited

A1. The Electrical Properties of Metal/GdO3/Si Gate Stacks and Their Dependence on the Structure of the Oxide Layer: Moshe Eizenberg; 1Eran Lipp; 1Technion-Israel Institute of Technology

Future downscaling of metal-oxide-semiconductor (MOS) devices relies on the successful introduction of high-k dielectrics and metal electrodes, which will replace the traditional poly-Si/SiO2 gate-stack. GdO3 is one of the only materials that have been reported to suit the industry’s requirements for 2016. In addition, GdO3 has a low lattice mismatch to Si, which enables the growth of a single-crystalline oxide layer. Additional structures can be obtained by controlling the oxide growth temperature and substrate orientation. The aim of this research is to study the effect of oxide structure on the electrical properties of metal/GdO3/Si gate stacks. Electrical properties were studied by examining MOS capacitors with either Pt or Ta as the metal gates. Three different structures of GdO3 were deposited by molecular-beam epitaxy (MBE). Amorphous layers were deposited at 90°C, while layers deposited at 600°C were crystalline, and their morphology was observed to depend on the Si orientation. Single-crystalline layers were obtained on Si(111), whereas on Si(100), domain-structured layers were obtained. In the case of domain-structured GdO3, a silicate-like interfacial layer was observed at the oxide/Si contact. Electrical measurements revealed that the k-value of this interfacial layer is lower than that of the oxide itself. The electrical properties of GdO3 were observed to be almost independent of the oxide structure. The oxide k-value was similar for all structures, however, the k-value of domain-structured GdO3 (17.2± 0.8) was somewhat higher than those of single-crystalline (16.3± 0.7) and amorphous (16.9± 0.8) layers. The electron effective mass in crystalline GdO3 was found to be (0.1± 0.02)me, while for amorphous layers, a value of (0.5± 0.1)me was obtained. The conduction mechanism through crystalline GdO3 was found to be contact-limited in most of the measured conditions; with a barrier height of (0.6± 0.1) eV at Pt/GdO3 interfaces. This value is explained by the existence of a defect-related energy band in the oxide. In contrast to the oxide properties, the extent of Fermi-level pinning at metal/GdO3 interfaces was found to be significantly affected by the oxide structure. At metal/single-crystalline GdO3 interfaces, Fermi-level pinning was negligible, while at metal/amorphous GdO3 interfaces, a dominant pinning effect could be observed. These results are explained in terms of the metal-induced gap states model.

11:00 AM

A3. Crystalline Lattice-Matched Ba0.3Sr0.7O on Si(001) as Gate Dielectric: Herbert Pfirner; 1Dirk Müller-Sajak; 1Alexander Cosceev; 1Karl Hofmann; 1Leibniz Universität Hannover

The alkaline-earth metal oxides BaO and SrO as insulators with high relative dielectric constants of 34 and 14.5, and with band gaps of 4.2 and 6.3 eV, respectively, crystallize in the cubic rock salt structure and are miscible. As we have demonstrated previously, the mixed oxide Ba0.3Sr0.7O can be grown
Technical Program

Session A5, Late News

11:40 AM

11:20 AM Student

A4, Rare-Earth Scandates/Tin Gate Stack on High Mobility Strained SOI for Fully Depleted (FD) MOSFets: Eylem Durgun Ozben; J. M. J. Lopes1; A. Nicha1; R. Lupatak1; Roeckerath1; S. Lenk1; A. Besmehn1; B. Ghyselen1; Q.-T. Zhao1; J. Schubert1; S. Mantl1; ‘Jülich Research Center

High permittivity materials are needed for high performance applications in CMOS technology. Among those materials, rare-earth scandates (REScO3, TbScO3, GdScO3) have shown considerable interest due to their excellent properties and large effective dielectric constants. The results presented in this study were obtained after growing 100 nm thermal oxide on Si(001) at 1000 °C, followed by atomic layer deposition (ALD) of the SrScOx/SiO2 interface. The SrScOx/SiO2 interface has a minimum trap density of 5x10⁹ cm⁻² with an energy level of 1.8 eV below the conduction band. The oxide layers were grown by ALD using BaScO3 and SrScO3 films and Ba metal gates in situ. These films were grown by electron beam evaporation while LaScO3 a silicate-SiO2 like interface is observed. Devices were prepared and measured, and were found to have a high output current and Ion/Ioff ratios up to 10⁹ with a steep subthreshold slope could be observed. The mobility of the devices extracted either by split CV or I/V(g m) technique are about 147-185 cm²/Vsec for SOI and around 350-400 cm²/Vsec for SOI devices.

WEDNESDAY AM
Photoluminescence transients in thick GaN layers as carrier in-depth diffusion. Moreover, picosecond TG enabled direct determination of carrier lifetime and diffusion length in a wide range of threading dislocation density in GaN layers, to separate contributions of radiative and nonradiative recombination channels for analysis of a quantum efficiency droop problem.

10:20 AM
B2, Raman Characterization Methodologies Suitable for Determining Graphene Thickness and Uniformity: David Tomich; John Hoelscher; Jeongho Park; Bruce Claffin; Kurt Eyrink; William Mitchell; 1USAF/AFRL

Graphene has seen an exponential increase in interest since it was isolated by Geim et al. in 2004 via mechanical exfoliation. A brief survey of the current literature will find numerous groups using everything from mechanical exfoliation of graphite, to silicon sublimation of SiC, to chemical vapor deposition on metal crystals to produce single to few layer graphene. The attraction to graphene is due largely to its unconventional band structure which is a promising pathway towards nanoscale carbon electronics. Raman spectroscopy is a powerful non-destructive probe that has been used extensively over the past few decades to study carbon based materials, so applying confocal Raman spectroscopy to graphene is a natural extension. Several analysis methods have been used to determine the quality of graphene films and to determine the number of graphene layers present in these films. We have examined several of these methodologies and applied them to determine the uniformity of a graphene layer grown on a 2-inch 4H-SiC wafer by Si sublimation. We have examined Raman spectra from a series of 1 μm diameter spots evenly spaced across the sample and determined peak positions, peak heights, FWHM and integrated peak intensities for the D, G and 2D graphene bands after subtracting the SiC bands. These data were analyzed by looking at the G to 2D band integrated intensity ratio, SiC signal attenuation, 2D band full width at half maximum of a single Lorentzian and 2D multiple peak fitting to determine the layer thickness at each location. While most of these analyses appear to be adequate to determine cross-wafer uniformity, there is little agreement between these approaches on the number of layers present. We will discuss the different analysis methods and their relative accuracies and sources of error in relation to our data.

10:40 AM Student
B3, Characterizing the RF Properties of Semiconductors under Optical Illumination: Youssef Tawk; Alex Albrecht; Sameer Hemmady; Ganesh Balakrishnan; Christos Christodoulou; 1University of New Mexico; 2Center for High Technology Materials

The ability to alter the Radio Frequency (RF) conductivity of semiconductor materials by exposing them to light of suitable wavelength is opening up several exciting possibilities in the field of reconfigurable microwave systems. For instance, such materials can be used as optically-activated switches for use in devices requires a better understanding of the relationship between the extended states in the conduction or valence band as temperature increases. In this talk, we present a solid-state model that predicts the change in the RF properties of semiconductor materials as a function of incident light intensity from a suitably energetic laser. We then apply this model to a piece of silicon (smaller than a wavelength at the microwave frequencies of interest) and predict the change its dielectric constant, RF conductivity and dielectric losses as a function of the laser power. This model is then experimentally validated by performing microwave measurements on a stripline circuit incorporating a silicon bridge and compared with numerical electromagnetic simulations. Finally, we show the applicability of this model to reconfigurable systems, by demonstrating the performance of a reconfigurable antenna whose RF properties are controlled by the ON/OFF state of optically activated silicon switches. Good agreement between the measured RF response of the antenna and numerical simulations validate that the solid-state model accurately describes the behavior of the semiconductor material under varying intensities of light illumination.

11:00 AM Student
B4, Admittance Spectroscopy of GaSb(100) and ALD/PEALD Al2O3 Dielectric Interface with Various Surface Treatments: Ashkar Ali; Himanshu Madan; Mantu Hudait; Dalong Zhao; Devon Mourey; Thomas Jackson; Suman Datta; 1The Pennsylvania State University

Antimonide based compound semiconductors have gained considerable interest in recent years due to their superior electron and hole transport properties. Schottky gated quantum well transistor architectures using InSb [1, 2] and InGaSb [3] have been demonstrated with excellent electron and hole mobility. Complementary n-MOS and p-MOS quantum well FETs (MOS-HEMTS) integrating a high quality dielectric is needed to demonstrate a scalable device architecture for 15 nm logic technology node and beyond. It is hypothesized that an ultra-thin GaSb surface layer is more favorable toward high-k integration than InGaSb barrier as it avoids Al at the interface and the associated surface oxidation. Here, we study the effects of various surface passivation approaches on the capacitance-voltage characteristics of Te-doped n-GaSb(100) MOS capacitors made with ALD and Plasma Enhanced ALD (PEALD) Al2O3 dielectric. PEALD was employed to reduce the thermal budget of dielectric deposition, particularly important for antimonide semiconductors. The control sample without surface preparation showed a pinned Fermi level. From the admittance spectroscopy analysis, we conclude that the ALD samples show weak Fermi level pinning along with very fast interface trap response. The PEALD samples show well modulation of the Fermi level along with weak inversion. It is believed that the absence of water precursor in PEALD process, coupled with low thermal budget, leads to a better quality interface. In summary, we have demonstrated GaSb MOS capacitors with unpinned Fermi level at the oxide semiconductor interface using PEALD Al2O3. XPS measurements are under progress to investigate the residual chemical species at the interface after the various surface preparation techniques.

11:20 AM Student
B5, High Temperature Coefficient of Resistance Sputtered A-Ge for Uncooled Microbolometer Applications: Hang-Beum Shin; Myung-Yoon Lee; David John; Nikolas Podraza; Thomas Jackson; 1The Penn State University

Hydrogenated amorphous silicon, amorphous germanium, and their alloys are of interest for uncooled infrared sensing microbolometer devices. In these applications, the properties of interest include controllable resistivity, high temperature coefficient of resistance TCR values, and low 1/f noise. Amorphous silicon (a-Si) and germanium (a-Ge) films exhibit relatively high TCR, may be deposited as uniform layers, and are prepared using more mature deposition processes than the other commonly used material in these types of devices, vanadium oxide. Recently, plasma enhanced chemical vapor deposition boron doped amorphous silicon germanium (a-Si1-xGe:xH:B) and magnetron sputtered silicon germanium oxide (SiGeOx) films have been reported with relatively high TCR values of -2.7 %/K and -4.86 %/K for films with resistivities of 100 Ωcm and 245 Ωcm, respectively [1,2]. Optimization of the a-Si1-xGe:xH system for use in devices requires a better understanding of the relationship between TCR and 1/f noise in films with resistivity relevant to the current demands of the read out circuitry. To assess how variations in composition and structure affect these electrical characteristics, a-Ge films have been deposited using DC magnetron sputtering in mixed atmospheres of argon, hydrogen and nitrogen. After sputtering, titanium top electrodes are prepared in a transfer length method (TLM) pattern for measurement of resistivity and TCR, while resistors with three different volumes are made for volume normalization of the 1/f noise measurement. The TCR is typically measured from room temperature to 55°C. Spectroscopic ellipsometry over a range from 1.2 to 3.35 eV is used to extract the a-Ge thickness and approximate the band gap obtained by fitting the complex dielectric function spectra using a Tauc-Lorentz oscillator [3]. The TCR and equivalent activation energy can be thought of as a function of the tail states in the band structure, so that different slopes of the tail state densities influence how many carriers proportionally occupy these localized states with respect to the extended states in the conduction or valence band as temperature increases. Nitrogen dopant in germanium has been reported to have an activation energy of 0.23 eV by photoluminescence measurements with a corresponding TCR of...
transmission electron microscopy (TEM) based techniques, which provide variations in the composition of a material with sub-nanometer spatial resolution on the smallest length-scales and with the highest possible as dimers can be ferromagnetic, it is important to characterize the material interactions with itinerant carriers. Magnetic dopants typically have a low impurities, such as Mn, which may become ferromagnetically ordered through.

**Technical Program**

**Wednesday AM**

**B6. Temperature Dependence of the Lattice Constant of Popular III-Sb Binary and Quaternary Alloys: Magnus Breivik; Tron Arne Nilsen; Saroj Kumar Patra; Geir Myrvågnes; Espen Selvig; Bjørn-Ove Finland; 1Norwegian University of Science and Technology (NTNU); 2Norwegian Defence Research Establishment (FFI)**

III-Sb alloys are of great interest for mid-infrared (2-5 µm) optoelectronics. For epitaxial growth of structures based on these materials, it is important to have accurate values of the lattice constants both at room temperature and at the growth temperature, due to thermal misfit. This is particularly important when thick layers with minimal dislocation density are needed, such as AlGaAsSb cladding layers in mid-infrared laser structures. Using X-ray diffraction (XRD), the lattice constants of GaSb [1], A10.90Ga0.10AsSb1-y [2], and AlSb (preliminary) have been measured up to 550°C, as literature data on the lattice constant for these materials are either differing or lacking at higher temperatures. The lattice constants of unstrained AlGaAsSb and AlSb were obtained using asymmetric XRD measurements [3] of strained epilayers grown on either GaSb(001) or GaAs(001) substrates in a Varian Gen II Modular molecular beam epitaxy (MBE) system. The technique allows determination of the in-plane and out-of-plane lattice constants, from which the lattice constant of unstrained material was calculated. For GaSb, measurements were performed on epiready GaSb(001) wafers. The following polynomial functions for the temperature dependent lattice constants were deduced from our measurements:

- $a\text{_{AlSb}} = 6.1350 + 3.20E^{-5}\cdot T$
- $a\text{_{GaSb}} = 6.0959 + 3.37E^{-5}\cdot T + 5.63E^{-8}\cdot T^2$
- $1.29E^{-10}\cdot T^3 + 1.05E^{-13}\cdot T^4$

All lattice constants are given in Å, and all temperatures are in °C. The polynomial functions are valid from room temperature up to approximately 550°C. Our data suggest that some of the literature values need revision, in particular for AlSb.

**Session C: Nanoscale Characterization**

<table>
<thead>
<tr>
<th>Session C: Nanoscale Characterization</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Wednesday AM</strong></td>
</tr>
<tr>
<td>Room: 129</td>
</tr>
<tr>
<td>Location: University of Notre Dame</td>
</tr>
<tr>
<td><strong>Session Chairs:</strong> John Schlager, NIST; Lincoln Lauhon, Northwestern</td>
</tr>
</tbody>
</table>

**10:00 AM Student**

**C1. Pulsed-Laser Atom Probe Tomographic Analysis of Ge-Ge/Co/Mn Thin-Film Superlattices: James Riley; Daniel Perea; Lincoln Lauhon; Frank Tsui; 1Northwestern University; 2Los Alamos National Laboratory; 3University of North Carolina**

Magnetic semiconductors can provide the basis for spintronic devices that utilize electron spin to store and transmit information. Dilute magnetic semiconductors are made by doping semiconductors with paramagnetic impurities, such as Mn, which may become ferromagnetically ordered through interactions with itinerant carriers. Magnetic dopants typically have a low solubility in the semiconductor host, making the alloys unstable with respect to the formation of small clusters and phase segregation. As clusters as small as dimers can be ferromagnetic, it is important to characterize the material inhomogeneity on the smallest length-scales and with the highest possible sensitivity. Pulsed-laser atom probe tomography (PLAP) can be used to examine variations in the composition of a material with sub-nanometer spatial resolution and single atom sensitivity, making it a uniquely powerful tool. It compliments transmission electron microscopy (TEM) based techniques, which provide excellent spatial resolution but are less sensitive to composition, and secondary ion mass spectroscopy (SIMS), which provides single atom sensitivity but has relatively poor spatial resolution. We have used PLAP to analyze a superlattice structure consisting of alternating layers of intrinsic Ge and Ge co-doped with Co and Mn. The Ge-Ge1-x-yCoyMnx superlattice thin film was grown by the Tsui group by molecular beam epitaxy (MBE). A section of the thin film was prepared for PLAP analysis by a lift-out and milling process using a focused ion beam (FIB) to create a needle-shaped specimen with a tip diameter less than 100 nm. The specimen was analyzed using PLAP with a 523 nm laser with a pulse energy of 0.6 nJ, a pulse frequency of 100 kHz, and an evaporation rate of 0.2% at a temperature of 80 K. Approximately 4.5 million atoms were collected. Analysis of the 3-D reconstruction revealed Co and Mn rich clusters within the co-doped layers. Within an isolated co-doped layer, we determined the composition of Co and Mn within the ‘clusters’ to be 12% and 6%, respectively, which is nearly a factor of two higher than the average concentration within the entire layer. Further, a 1-D concentration profile taken along the PLAP analysis direction and parallel to the growth direction indicated enhanced Co and Mn concentrations at the interfaces between the intrinsic Ge and co-doped Ge layers. Co-Mn dimers are expected to inhibit Mn diffusion and stabilize the films against secondary phase formation. Radial distribution function (RDF) analysis was therefore performed on the PLAP data and compared with RDFs generated from a random alloy. The RDF analysis confirmed that the Co distribution influenced the Mn distribution, but the resolution was not sufficient to detect the Co-Mn dimers.

**10:20 AM Student**

**C2, Atomic Scale Gate Electrode Formed by a Charged Defect on GaAs(110): Donghyun Lee; Jay Gupta; 1Ohio State University**

Electric-field control of spin-spin interactions at the atomic level is desirable for spintronics and spin-based quantum computation. Here we demonstrate the realization of an atomic-scale gate electrode formed by a single charged vacancy on the GaAs(110) surface. A low temperature scanning tunneling microscope is used to position these vacancies with atomic precision. Tunneling spectroscopy suggests that the vacancies influence the in-gap resonance of Mn, Co and Zn acceptors via an interplay of band bending and Coulomb electrostatics. We find that this electrostatic field can be used to tune the magnetic coupling between pairs of Mn acceptors. This suggests an avenue for controlling spin-spin interactions on the atomic scale. [1] D. Lee and J.A. Gupta (in preparation).

**10:40 AM Student**

**C3, Ordered Assemblies of Bimetallic Nanostructure Arrays Utilizing a Self-Assembled Disilicide Nanowire Template: Talin Ayvazian; Aniketa Shinde; Regina Ragan; 1University of California-Irvine**

Metal nanostructures have demonstrated extraordinary properties: the capacity for single molecule detection in plasmon resonance biosensors, chemical sensitivity and higher performance in catalytic processes than their bulk counterparts. One of the most significant challenges is the fabrication of nanostructure arrays with monodisperse size, shape and high density using low cost and high throughput technique. We will present a unique template-based fabrication process for dense ordered arrays (~1E11 cm^-2) of bimetallic core-shell nanowires with monodisperse size and shape, over large area (>1mm^2), and having feature size and inter-particle spacing unattainable with electron beam lithography. A combination of scanning probe microscopy and density functional theory is used to understand the fabrication of these one dimensional structures. Noble metal deposited via physical vapor deposition on a nanowire template combined with reactive ion etching produce noble metal core-shell nanowire and nanoparticle arrays with mean feature size of approximately 8 nm. Rare earth disilicide nanostructures are used as self-assembled templates on Si(001). Scanning tunneling microscopy has shown that noble metal forms clusters on RES12 nanowire surfaces, and scanning electron microscopy backscattered images has shown that noble metal preferentially aggregates on the nanowire surfaces as opposed to the Si substrate. Noble metal coverage is used to select nanoparticle versus nanowire arrays after reactive ion etching. Experimental variables such as annealing time and temperature are explored to optimize selective aggregation of noble metal on nanowire surfaces.
The work functions of these structures can be tuned by varying size and shape of the disilicide template, as demonstrated by Kelvin force microscopy. Au and Pt core-shell structures show work functions within the range of 3.7 – 4.0 eV, less than respective bulk work functions. Using the Vienna ab initio Simulation Package, theoretical modeling is combined with scanning probe microscopy for deeper insight of thermodynamics and kinetics driving template formation. We provide a platform to answer challenging issues regarding nucleation, nanowire-substrate interface, and morphology of RESi2-x nanowires on Si(001). Synergistic STM characterization and ab initio calculations reveal that the stable adsorption geometries of the wetting layer lead to nanowire orientation perpendicular to Si dimer rows and thereby in unidirectional nanowire arrays on vicinal Si(001) surfaces. Formation energy calculations for narrow YS12 nanowires provide insight into the mechanisms that stabilize nanowire structures, such as internal strain relaxation and nanowire surface reconstruction. These studies will lead to achieving more control over the template assembly to further optimize the fabrication of bimetallic core-shell nanostructures.

11:00 AM Student
C4, Scanned Probe Characterization of Self-Assembled ErAs/GaAs Semimetal/Semiconductor Nanostructures Grown by Molecular-Beam Epitaxy: Keun Woo Park; Adam Crook; Hari Nair; Seth Bank; Edward Yu; 1University of Texas at Austin

Rare-earth monopnicotidite semimetallic nanoparticles embedded epitaxially in III-V compound semiconductors are of outstanding interest for application in a variety of solid-state devices including multijunction tandem solar cells, thermoelectric devices, and terahertz radiation sources. In the case of multijunction tandem solar cells, the semimetallic nanoparticles have been shown to yield dramatic increases in the electrical conductivity of tunnel junctions located between individual pn junction diodes in the tandem cell stack, with this improvement postulated to occur as a consequence of a two-step, rather than a single-step, electron tunneling process enabled by the electronic states in the nanoparticles. However, verification of this hypothesis and further optimization for solar cell and other applications will require an improved understanding of the spatial distribution of, electronic structure within, and electrical current transport through and in the vicinity of the nanoparticles and nanoparticle-semiconductor interfaces. We have used atomic force, scanning capacitance, and conductive atomic force microscopy to characterize nanoscale charge distributions and current transport in ErAs nanoparticle/GaAs heterostructures grown by molecular-beam epitaxy. Sample structures consisted of n-GaAs (001) substrates on which were deposited 200nm n+ GaAs (n ~ 5×10¹⁹cm⁻³), an ErAs nanoparticle layer, and a 5-15nm p+GaAs cap layer (n ~ 5×10¹⁹cm⁻³). Scanned probe microscopy studies were performed at room temperature in ambient atmosphere using a Veeco Dimension 3100 Nanoscope IIIa microscope system. Scanning capacitance images obtained with dc sample bias voltages ranging from -1.0V to +2.0V reveal marked lateral variations in local carrier accumulation behavior in the sample, at typical lateral length scales of ~20-100nm. On the basis of analytical and numerical modeling, areas for which substantial modulation of near-surface electron and hole concentrations occurs are taken to correspond to regions below which no ErAs is present. Those areas for which little near-surface carrier modulation is observed are taken to correspond to regions above ErAs nanoparticle; in these areas, the capacitance signal over a broad range of bias voltages is dominated by carrier modulation within the nanoparticles rather than in the surrounding semiconductor material, leading to a weak dependence of capacitance on dc bias voltage and suppressed scanning capacitance signal contrast. The projected coverage of the GaAs interface region by ErAs nanoparticles implied by this interpretation is in good agreement with that expected from epitaxial growth conditions. Conductive atomic force microscopy measurements performed on these structures suggest that areas for which ErAs nanoparticles are present below the surface are generally, but not universally, associated with substantially increased electrical conductivity, consistent with the improvement in tunnel junction conductivity observed in electrical device measurements. These studies provide a foundation for detailed analysis of electronic structure and current transport behavior associated with ErAs nanoparticles embedded epitaxially in GaAs, and for understanding and optimizing their consequences for device behavior.


Technical Program

10:20 AM  Student

D2, Electrical and Optical Studies of Melt Grown Optical Grade InAsxP1-x: Jean Wei1; Austin Berstrom2; Yung Kee Yeo3; Sheshkar Guha3; Leo Gonzalez3; Robert Hengheold3; Geeta Rajagopalan; 1General Dynamics IT; 2Air Force Institute of Technology; 3Air Force Research Laboratory; 1United Semiconductors LLC

Bulk grown ternary III-V semiconductors are promising candidates for optoelectronic and photonic applications. These applications require materials free from extended defects such as inclusions, precipitates and cracks that scatter light during its propagation through the bulk of sample. Growth of optical grade bulk crystals requires stringent control over the synthesis and growth conditions in order to avoid the optical defects. Bulk ternary InAsxP1-x poly-crystals with diameter up to 50 mm were grown from pseudo-binary InP-InAs melt using the vertical Bridgman technique. The electrical and optical properties of these InAsxP1-x (y = 0 to 0.7) were investigated as a function of alloy composition and sample temperature. Data from Hall effect, photoluminescence (PL), refractive-index, and optical transmission measurements as a function of composition and temperature will be presented along with the role of growth conditions on the optical transparency. As-grown undoped crystals have been found to exhibit n-type conductivity irrespective of the alloy composition. Though the bulk InAsxP1-x substrates show high optical transmission up to long wavelengths as well as high carrier mobility, they exhibit random mosaic scale compositional fluctuations across the substrate area. Future advancements in crystal growth are necessary to achieve spatially homogeneous alloy compositions to avoid the random light scattering regions.

10:40 AM  Student

D3, Electrical and Optical Properties of Bulk Ternary InxGa1-xAs: Jean Wei1; Austin Berstrom2; Yung Kee Yeo3; Sheshkar Guha3; Leo Gonzalez3; Robert Hengheold3; Geeta Rajagopalan; 1General Dynamics IT; 2Air Force Institute of Technology; 3Air Force Research Laboratory; 1United Semiconductors LLC

Advances in crystal growth techniques have allowed successful growth of good optical grade melt-grown bulk ternary InxGa1-xAs crystals using the vertical Bridgman technique. These crystals are promising candidates for electro-optical and photonic applications at long wavelength ranges beyond the capability of today’s epilayer semiconductor devices. In order to fully utilize these ternary alloys, the electrical and optical properties of the recent melt-grown bulk InxGa1-xAs (x = 0.75 to 1) have been investigated as a function of temperature and indium mole fraction x through photoluminescence, Hall effect, and absorption spectroscopy measurements. Hall effect measurements revealed moderate n-type doping with carrier concentrations ranging from 1.5 to 9.6×1019 cm-2 to 1 at 15 K. Hall mobility increased with rising indium content, and mobility values at 15 K ranged from 1.5×104 cm2/V·s for In0.75Ga0.25As to 3.5×104 cm2/V·s for InAs. Laser excitation power dependent PL measurements at 12 K and temperature dependent PL measurements at temperatures ranging from 12 to 140 K showed band-to-band, free-to-bound, and donor-acceptor pair transitions.

11:00 AM  Student

D4, Optical and Thermal Properties of III-V Bulk Ternary InxGa1-xSb and InxGa1-xAs Crystals: Jean Wei1; Sheshkar Guha3; Leo Gonzalez3; Jacob Barnes3; Yung Kee Yeo3; Geeta Rajagopalan; 1General Dynamics IT; 2Air Force Institute of Technology; 3Air Force Research Laboratory; 1United Semiconductors LLC

InxGa1-xSb and InxGa1-xAs are ternary semiconductor materials widely used in optical fiber communication, lasers, optical switches, and infrared optical detectors. Because of the crystal lattice constant mismatch, it has been difficult to grow uncracked thick InxGa1-xSb and InxGa1-xAs layers on binary compounds. Therefore, previous studies were focused on thin film InxGa1-xSb and InxGa1-xAs epitaxial layers, and thus most optical parameters of bulk InxGa1-xAs and InxGa1-xSb crystals are unknown. Recent advances in crystal growth techniques have allowed successful growth of good optical melt-grown bulk ternary InxGa1-xSb and InxGa1-xAs crystals using the vertical Bridgman technique. In this work, optical properties of InxGa1-xSb and InxGa1-xAs bulk crystals have been investigated using Michelson and Fabry-Perot interferometers and Fourier transform infrared spectroscopy. The refractive index value, n, the thermo-optical coefficient, dn/dT, and absorption coefficient were measured as a function of wavelength, temperature, and indium mole fraction x, all of which are very important parameters in optoelectronic device applications.
breakdown field in GaN collector and the low contact resistances to both n- and p-GaAs. Due to the large lattice mismatch between GaAs and GaN, we have explored these heterostructures using wafer bonding instead of epitaxial growth. Previously we reported the wafer fused HBTs with DC current gains as high as 20 and breakdown voltages of ~35V. We have also fabricated RF HBTs exhibiting a small signal cutoff frequency \( f_T \sim 2.6 \) GHz. Our experiments showed that one of the challenges to increase the speed of the wafer-fused HBT was to make ohmic contacts to a thinner GaAs base without shorting to the GaN collector. To this end, we have investigated insulating extrinsic collectors by using Ar ion implantation. Ar ion implantation was first performed in the extrinsic collector region on the GaN wafer, following an alignment marker etch into GaN. The inverted emitter/base AlGaAs/GaAs wafer and the GaN collector wafer were then brought together, followed by a thermal annealing at 550°C for 1 hr. The ion implanted region on GaN remained to be insulating after this high temperature annealing. We found that the annealing temperature had to be increased from 450°C to 550°C to ensure a high bonding yield (>80%) when employing the ion implanted extrinsic collector. A more careful examination revealed that a ridge (~0.5 nm high) formed between the ion-implanted region and the region protected by the mask, which we currently believe contributes to the necessary annealing temperature increase. To understand the effects of the ion-implantation, we first compared the p-GaAs/n-GaN base/collector diode and p-GaAs/implanted GaN/n-GaN base/insulator/collector structure. We found that the base/insulator/collector structure indeed showed much lower leakage current in both forward and reverse bias directions, as desired, as well as a more uniform breakdown voltage. HBTs with the Ar+ implanted extrinsic collector were demonstrated with a current gain of 2-3 and a breakdown voltage of ~55 V. These are very encouraging results. Future improvements in device performance are expected when the fabrication processes, especially the wafer surface cleaning, are further optimized.

10:40 AM Student

**E3, Effect of Surface Activation for Ge-Si Integration Using Wafer Bonding: Ki Yeol Byun**; Isabelle Ferain; Ran Yu; Cindy Colinge; ‘Tyndall National Institute

Germanium is a candidate to replace Si in the channel of future high performance p-channel metal-oxide semiconductor field effect transistors (MOSFET) device due to its better hole transport properties. Ge to Si direct wafer bonding methods have been studied for use in high-performance photodetectors as well as high-quality epitaxial templates for GaAs growth. In this work, we propose an alternative method for the Ge-Si integration which has less defective interfaces with low thermal budget. Structural investigations show that successful low temperature Ge to Si wafer bonding can be achieved for heterogeneous integration. In the experiment, 4-inch <100> oriented p-type Ge (Ga doped, resistivity = 0.016 O.cm) were selected for bonding. Prior to bonding, the Ge and Si wafers were cleaned in an SC1-equivalent solution with ozone for Si and without ozone for Ge. Wafers were then loaded into AML AW04 aligner bond and vacuum was applied. The wafers were then exposed for 10 minutes to either oxygen or nitrogen free radicals (chamber pressure was 1 mbar at 100 W) generated by a remote plasma ring. After exposure the wafers were bonded in-situ under a pressure of 1kN applied for 5 minutes at a chamber pressure of 10-5 mbar. The wafers were annealed in-situ at 100°C for 1 hour with an applied pressure of 500N in vacuum followed by an ex-situ anneal at 200°C for 24 hours in order to enhance bond strength. The same wafers were then annealed again at 300°C for 24 hours. The ramp-up rate was set to 0.5°C/min in both cases. After anneal Ge-Si bonded pairs remained intact due to a slow ramp-up rate. Structural analysis of buried interfaces was studied by SAM and HR-TEM. The formation of interface defects during low temperature anneal depends on the surface activation technique. Due to the remote plasma configuration, ions which escape the mask ring do not strike the wafer surface at high velocity. The latter has been confirmed by AFM and HR-TEM analysis showing that there was no significant surface damage after radical exposure of bare Ge and Si wafers. Buried interfaces of bonded pairs were inspected using SAM after annealing at 200°C for 24 hours. This low temperature process using surface activation is a way to achieve high quality interfaces without activation induced surface damage. Our structural analyses show that surface activated wafer bonding process is very suitable for Ge-Si integration with low thermal budget and low defect density at bonded interfaces. Additional experiments are being performed to characterize thoroughly the chemical properties at bonded interfaces.

11:00 AM Student

**E4, Strain, Annealing, and Exfoliation in Hydrogen Implanted GaN for Layer Transfer Applications: Eric Padilla**; Anthony Pangan; Michael Jackson; Mark Goorsky; ‘University of California, Los Angeles

Transfer of GaN layers to alternate substrates is limited by the very few efforts in this area which address how different annealing conditions impact both the implant-induced strain as well as successful exfoliation. Understanding implant-induced strain evolution has led to successful exfoliation and layer transfer in zincblende III-V and Group IV semiconductors. In this study, we modeled the strain in as-implanted GaN substrates, studied how two distinct strain related regions changed differently with annealing, and developed a series of two-step annealing processes to relate the exfoliation of GaN layers with the changes in the strain profiles. Successful GaN exfoliation of 1 µm thickness was achieved – this is significantly thicker than has been reported elsewhere.

18mm x 18mm GaN wafers were implanted with a dose ranging from 0.5x10¹⁷ H+/cm² to 1.5x10¹⁷ H+/cm². All implants were conducted at 77 K and 200 keV. Analysis and modeling of the strain distribution in as-implanted GaN via triple axis diffraction scans showed that two distinct strain peaks were present – one near the surface and the second at the projected range. Such a double peak was not observed in the implant of standard III-V or Group IV materials. After annealing at temperatures from 150°C to 375°C for extended times (1-40 hours), the shallow strain peak was observed to shift toward the substrate, indicating a reduction in strain, whereas the strain in the peak from near the projected range decreased monotonically as the annealing temperatures increased to 300°C but showed a reversal, i.e., a reduction in the strain change such that annealing at 375°C resulted in no shift to the peak strain associated with the projected range strain. This result indicated that defects from the two regions interact at lower temperatures but not at the higher annealing temperatures and thus may produce different types of defect structures. These results were used to design a two stage annealing procedure in which hydrogen-related platelets nucleate at a lower temperature and subsequently grow and induce exfoliation after higher temperature annealing. Presented here are results from low temperature steps performed at either 150°C or 375°C for 20 hours followed by high temperature annealing (>650°C). The 150°C first step combination produced a series of small (<1 µm) blisters whereas the 375°C first step combination led to the production of several µm-sized exfoliated sections (with removal of 1 µm thick layers) as well as large (several µm) irregular-shaped blisters, indicating that the latter process is more suitable for layer transfer. Transmission electron microscopy, atomic force microscopy and Noamrski imaging were used in addition to the high resolution x-ray scattering and dynamical scattering models.

11:20 AM

**E5, Optimization of Adhesive Wafer Bonding for Silicon: Sue Holl**; Srinivasulu Korrapati; Cindy Colinge; ‘CSUS; Tyndall National Institute

Optimization of bonding parameters to develop a low temperature adhesive wafer bonding process producing a defect free and relatively strong bond in pairs of 6 inch silicon wafers was studied. SU-8 was used as the intermediate adhesive. The Key Process Input Variables of soft bake temperature, UV exposure dose and bonding temperature were studied. Three different values were chosen for each process variable and the bonding process was repeated in random order for all possible combinations of process variables. The soft bake temperature and time combinations tested were 70°C for 60 seconds, 90°C for 30 seconds and 95°C for 300 seconds. UV exposure times of 5, 10 and 15 seconds at 10 mW/cm² were used to produce exposure energies of 50 mJ/cm², 100 mJ/cm² and 150 mJ/cm² respectively. Bonding temperatures of 90°C, 115°C and 140°C for 30 minutes were studied to optimize the curing process. The quality of the wafer bonds was determined by two Key Process Output Variables: the fraction of interfacial area in intimate contact, measured by void area, and the strength of the bond interaction, measured by fracture strength. Bond characterization, including bond interface imaging to detect defects and measure void area, and...
Technical Program

WEDNESDAY AM

Session F: Silicon Carbide Devices

Wednesday AM Room: 155
June 23, 2010 Location: University of Notre Dame

Session Chairs: Joshua Caldwell, Naval Research Lab; Michael Dudley, Suny-Stony Brook Univ

10:00 AM Invited

F1, Applications of SiC Power Devices – A Materials and Device Perspective: Anant Agarwal1; ‘Cree, Inc

The recent surge in the demand for SiC Power Schottky diodes in commercial applications suggests that a number of key materials and device issues pertaining to the defects, design, production, cost, reliability and applications issues with respect to the diodes have been successfully addressed by the SiC community, at large. The relatively low voltage SiC diodes (600 to 1700 V) are currently being used in Switch Mode Power Supplies and Power Converters for Solar Cells. The next big mass-market for SiC diodes will be in the Hybrid and Plug-In Automotive segment, provided the benefits of using the SiC diodes out-weight the cost of the diodes. In this respect, it is important to see the overall impact on the system cost rather than simply concentrating on the component cost. In this paper, we will present the cost/benefit analysis of above mentioned applications and try to identify the critical issues that may be addressed in future to improve the cost/benefit ratio in favor of using SiC diodes. For applications requiring higher voltage Schottky diodes and/or PIN diodes, the recombination-induced Stacking Faults and their effects on reverse leakage currents as well as forward conduction are important issues that need to be addressed. In addition, doping and uniformity of lifetime are critical issues. Furthermore, there are significant device design challenges to optimize the design for high voltage applications such as designing for high dv/dt, avalanche and surge ratings. There are multiple well known issues with SiC power MOSFETs and IGBTs such as low inversion layer mobility, low threshold voltage and oxide reliability. While a significant research focus is being directed on these issues, many significant process integration issues, which impact the cost of the product such as high temperature ion-implantation and activation, need to be addressed. The cost/benefit analysis of MOSFETs and IGBTs for applications in Converters for Solar Cells, Hybrid and Plug-In Automotive segment and Smart Grids will be presented.

10:40 AM

F2, Review of the Dominant Scattering Mechanisms in SiC MOS Devices: Jody Fronheiser1; Vinayak Tilak1; Kevin Matocha1; Greg Dunne1; ‘GE Global Research

Silicon Carbide (SiC) based power MOS devices are well suited for high efficiency, high power and high temperature electronics. To date, the poor quality of the SiO2/SiC interface has limited device performance and is the key technical challenge delaying insertion into commercial applications. This highly defective interface leads to a high density of interface traps, low inversion layer mobility, and instability in threshold voltage by temperature and bias stress-induced instabilities. A reduction in the interface trap density and a subsequent increase in inversion layer mobility has been achieved using a post oxidation anneal in nitric oxide yielding mediocre mobilities of 20-30 cm2/Vs. Gates oxides grown in the presence of Sodium (Na) have shown a low density of near interface traps and have demonstrated the highest reported field effect mobility on (0001) 4H MOSFETs up to 150 cm2/Vs. Despite advances in oxidation techniques to improve the SiO2/SiC interface device performance is still below material entitlement. In this article we review the scattering mechanisms most likely responsible for the reduced inversion layer mobility. The main scattering mechanisms: Coulomb scattering, surface roughness scattering, and phonon scattering are discussed for 4H and 6H polytypes in addition to Na contaminated oxides. Similar to Silicon, Coulomb scattering in SiC dominates at low surface electric fields due to interface trapped and positive fixed charge at or near the interface. However at high surface fields SiC does not follow the universal phonon behavior seen in Silicon. This characteristic behavior shows a monotonic

tensile testing to calculate the fracture strength, was performed on all bonded pairs. The bonded wafers were scanned using a Sonoscan Scanning Acoustic Microscope (SAM) and C-Scan images were used to determine void area. The bonded wafers were diced into 5mm X 5mm test specimens and each was scanned using SAM to determine the bond area. Tensile testing was done on the diced test specimens from each bonded pair to calculate the fracture strength. A general linear statistical model was developed to perform analysis of variance to determine the impact of the process input variables on the process output variables. The bonding parameters soft bake temperature, UV exposure dose and bonding temperature were successfully optimized to develop an adhesive wafer bonding process for 6 inch silicon wafers that produces defect free, strong bonds using SU-8 as an intermediate adhesive layer. The optimum conditions are soft bake temperature of 90°C, UV exposure of 100 mJ/cm2 and bonding temperature of 115°C. This work was supported by the Science Foundation Ireland grant 07/IN/1937: Low Temperature Wafer Bonding for Heterogeneous Integration.

11:40 AM

E6, Development of Surface Activation Based Nano-Bonding and Interconnect System: Mattiar Howlader1; Tadatomo Suga2; Akira Yamachi3; ‘McMaster University; ‘The University of Tokyo; ‘Bondtech Co. Ltd.

A nano-bonding and interconnect system (NBIS) equipment has been developed for three dimensional integration of emerging electronic and biomedical systems at room temperature. This article reports the development of NBIS with some preliminary bonding results of semiconductors and metals. The NBIS accommodates specimens as big as 2 inch wafers. The NBIS consists of a load lock chamber and bonding chamber separated by a gate valve. The load lock chamber has six stage elevators to hold the specimens. An automated transfer rod is used to transfer the specimens from the load lock chamber to the bonding chamber. An ultra high vacuum (UHV) pressure of 10-7 Pa is maintained in the bonding chamber using a high efficient turbo molecular pump. The bonding chamber is equipped with a high precision alignment system and a bonding head. An electrostatic chuck is used to hold the top specimen. Two infrared (IR) cameras are equipped to detect the alignment marks of the substrate and chip. The piezo elements attached to the bonding head and the Z axis units attached to the piezo walking table are used to perform the parallel adjustment function of the top and bottom wafers. The top and bottom specimens are activated in the bonding chamber either by Argon (Ar) ion bombardments or Ar-fast atom beam (FAB). Two FAB sources are installed at 45 degree in the bonding chamber to activate the top and bottom wafers. A single Ar ion source installed in bonding chamber is used to activate the top and bottom specimens simultaneously. After the activation, the top and bottom specimens are finally aligned by using the bottom IR camera. The alignment includes automated parallel adjustment, position detection, and alignment systems. The piezo elements installed on the bonding head serve as actuators for the top parallel adjustment. The Z-axis units mounted on the piezo walking table serve as actuators for the bottom parallel adjustment. The parallelism of the top and bottom wafers is detected through the height displacement of parallelism detection points at three Z axis units by means of the lower IR camera and is automatically adjusted through the operation of the top and bottom actuators, respectively. An automated repetitive correction enables an alignment accuracy of less than 100 nm. After the alignment, the top wafer is brought down and contacted with bottom wafer. Preliminary bonding results of Si/Si, Si/Ge and Si/GaAs using NBIS show void free interface with bonding strength equivalent to bulk fracture strength of the wafers. Further research on three-dimensional integration for high-density interconnection will be presented. For this purpose, a number of 1 millions of 3 µm size Cu bumps over an area of 5x6 mm were bonded to achieve the daisy chain structure.
decrease in mobility with increasing surface electric field. Likewise the mobility decreases with increasing temperature. In SiC, Gated Hall measurements taken on 4H MOS devices show the mobility is unchanged to both higher surface fields and increased temperature over the ranges of 0.1 – 0.7 MV/cm and 300 – 425 K respectively. On the other hand, measurements on 6H devices showed a decrease in Hall mobility as a function of temperature and surface electric field suggesting phonon limited mobility for this polytype. Furthermore, phonon limited mobility calculations show a close agreement between simulated and measured Hall effect mobility for 6H while in 4H the measured mobility is ~10 – 25 times lower than expected, suggesting surface roughness scattering. This conclusion is supported by characteristics observed in oxides grown in the presence of Na. The measured inversion charge density as a function of gate voltage for nitrided oxides is roughly 50% of the ideal inversion charge as compared to the Na sample that is nearly ideal, indicating a lower density of Interface traps. Although the mobility is high it does not approach phonon scattering entitlement. These results strongly indicate that the inversion layer mobility in 4H SiC is limited by surface roughness scattering at nominal gate voltages.

11:00 AM Student

F3, A Comparative Study of Thermal and Deposited Gate Oxides on 4H SiC: Sarah Honey; Veena Misra; Mark Johnson; Juan-Carlos Idrobo; Anant Agarwal; ‘NCSU; 3-Oak Ridge National Labs; 3-Cree

Conventional silicon carbide (SiC) MOSFET fabrication relies on thermal oxidation of the SiC for formation of the silicon dioxide (SiO2) gate oxide. While this direct oxidation is advantageous from a fabrication standpoint, the resulting MOS devices have exhibited significant interface trap densities, Dit, which reduce effective inversion layer mobility by capturing free carriers as well as via enhanced scattering. More recent studies have further linked this low mobility to a transition region between the SiC and SiO2, on the SiC side, formed during the thermal oxidation of the SiC.[1] This region has been attributed to increased carbon concentration produced by the thermal oxidation.[2] In this work, we have investigated the atomic layer deposition, ALD, of SiO2 onto SiC compared to thermal oxidation of SiC. The absence of the carbon out diffusion and subsequent build-up due to thermal oxidation is anticipated to result in an interface free of transition regions when depositing SiO2 onto SiC with ALD. Capacitors have been formed on 4H-SiC with the following oxide treatments: thermal oxidation at 1175°C, thermal oxidation at 1175°C followed by an nitric oxide, NO, anneal at 1175°C, ALD of SiO2 at 150°C followed by an NO anneal at 1175°C. ALD of the SiO2 was performed using 3-aminopropyltriethoxysilane (3-APTES), ozone and water. Deposition rates of approximately 0.67A/cycle are recorded for the process. Thermal oxidation processes consisted of dry oxidation at 1175°C followed by an argon anneal at 1175°C and finally by a 950°C wet oxidation. Capacitance-voltage curves of the samples show improved characteristics for the ALD+NO and thermal+NO samples. While this is expected due to the nitridation of the oxide, the ALD + NO capacitors showed good initial results. A flat band voltage of approximately 0V was recorded as well as Dv (calculated from HF and LF C-V curves) in the 7.6E+11 range at 0.2eV from the conduction band edge. STEM analysis of the ALD+NO sample has been completed, including electron energy loss spectroscopy (EELS) and Z-contrast imaging. Z-contrast imaging showed an amorphous SiO2 layer and an abrupt interface, with no indication of a transition region. This abrupt interface was also seen in the EELS data which shows no appreciable difference in Si/C ratios throughout the SiC. XPS of the ALD oxides was also performed. Since the effective inversion layer mobility is, most likely, determined by Dit as well as transport properties of the transition layer, it is expected that FEIs made with the ALD + NO process (in progress) will yield better effective mobility.

11:20 AM Student

F4, Magnetic Resonance Studies of 4H SiC MOS Structures: Brad Bittel; P.M. Lenahan; J. Fronheiser; A. Lelis; ‘Penn State Univ; ‘GE Global Research; ‘US Army Research Lab

SiC/SiO2 interface/near interface defects limit device performance, contributing to low effective channel mobilities and can cause large threshold voltage instabilities. We report on series of measurements utilizing conventional electron paramagnetic resonance (EPR) as well as two electrically detected magnetic resonance EDMR techniques, spin dependent recombination (SDR) and a relatively new technique spin dependent trap assisted tunneling (SDT), to overcome the limits of previous resonance studies on SiC. Last year we reported on conventional EPR measurements utilizing both 30% 13C enriched epi layers and structures with the naturally abundant 1.1% 13C epi layers. The 13C acts as a “marker” allowing some measure of the physical distribution of defects. We have extended this work to EDMR on fully processed MOSFETs with 30% 13C isotopic enrichment. These EDMR results strongly suggest that the defects observed are not amorphous carbon clusters or carbon vacancies, and are consistent with previous EDMR studies which suggest silicon vacancies or silicon vacancy related defects. [1-3] Utilizing EMDR measurements we observe gross changes in the spectrum due to different oxidation processes including sodium enhanced oxidation and two different deposited SiO2 oxidation techniques. These different oxidation processes result in very different field effect mobility and EDMR spectrum. The EDMR spectrum amplitude scales inversely with mobility in all cases except for the sodium enhanced oxidation. The sodium enhanced spectrum also displays an additional center not present in the other oxidation processes. This result suggests that the increased mobility from the sodium oxidation processes is not due to a reduction in interface/near interface traps. Preliminary spin dependent trap assisted tunneling (SDT) measurements on SiC MOS capacitors show an SDT spectrum that is, within the limits of the measurement to date, essentially identical to the well known E’ defect spectrum. E’ defects are the dominant deep level defects in SiO2 in Si based MOSFETs. [4] This is the first report of SDT in SiC MOS capacitors and the technique shows great promise in helping to unravel the performance limiting defects located in SiO2 on SiC and other material systems. [5] [1] M. Dautrich et al., Appl. Phys. Lett. 89, 223502, (2006). [2] D. Meyer et al., Mat. Sci. Form. 483, pp. 593-596, (2005). [3] C. Cochrane et al., Mat. Sci. Form. 600-603, pp. 719-722, (2009). [4] P.M. Lenahan et al., J. Vac. Sci. Technol., B, 16, pp. 2134-2153, (1998). [5] J. T. Ryan, et al., Appl. Phys. Lett. 95, 103503 (2009).

11:40 AM

F5, Influence of Geometry on Silicon Carbide JBS Diodes Conduction: Maxime Berthou; ‘CNM

As Silicon Carbide production quantities and qualities increase, industrial High Voltage applications become real. Industrialization of Silicon Carbide Diodes requires a cost effective production and thus simplification of the fabrication process and increase in the production yield. Because of its unpolar conduction, schottky diode presents the advantage of low current recovery. However the elevated surface electric field makes its reliability very sensitive to it schottky metal imperfections. Moreover, the reverse current is due to tunneling through the schottky barrier and thus it is modulated by surface electric field and temperature. JBS Diodes have been invented in order to reduce surface electric field by pinching the channel under the schottky contact between P boxes. However the P/N junction conduction in direct polarization makes its current recovery more important and temperature dependant. JBS diodes with different sizes and a pure schottky diode have been simulated in direct polarization. The P boxes bipolar conduction has been virtually minimized by the aduction of a resistance symbolizing the highly resistive ohmic contact. Moreover 1.2KV diodes with the same design parameters (12µm 5.25x1015cm-3) have been fabricated and characterized with Iak(Vak) up to 4V and down to -1500V. Diodes have been fabricated with a tungsten schottky contact, a P+ implantation to create field stopper and P boxes, a P+ implantation for the JTE extention and a N+ implantation for the channel stopper. Direct characterization of devices have been conducted under probe with Kelvin measurement, pure schottky diodes exhibited a dynamic resistance around 5.8mOhm.cm2 an Ideality factor of 1.08, JBS1 with 8µm schottky width and 3µm wide P boxes exhibit dynamic resistance around 7mOhm.cm2, JBS2 is 6.2mOhm.cm2 with a Schottky width of 6µm and JBS3 exhibit 5.5mOhm.cm2 for a schottky width of 8µm. schottky diodes exhibit 100uA for a revert polarization of 1250V and JBS diodes exhibit a leaking current of 100uA at 1400V for JBS3, 1500V for JBS2 and 1600V for JBS1. Simulation predicts 3.6mOhm.cm2 for the Schottky, 3.86mOhm.cm2 for JBS3 and 4.3mOhm.cm2 for JBS1. One should consider that contact resistivity.
and Schottky barrier imperfection have not been considered in the simulation. However, measurements have been performed under probes without real Kelvin contact on back side. Results from simulation and characterization show only unipolar conduction. Moreover, current density is not proportional to the Schottky areas in each chip. However, simulation results show that the current flows under the P boxes. Which explain the modulation of the resistivity only by the area of conduction under the whole diode and not only the Schottky area. Thus it is possible to optimize the P boxes geometry and size so that one can take advantage of the Schottky direct properties and JBS reverse advantages.

Session G: Oxide Semiconductor Thin Film Transistors

Wednesday PM  Room: 102
June 23, 2010  Location: University of Notre Dame

Session Chairs: John Conley, Oregon State Univ; Tom Jackson, Penn State Univ

1:30 PM Student

G1, Temperature Dependent Measurements of ZnO TFTs: Devin Mourey1; Dalong Zhao2; Thomas Jackson3; 1Penn State University

PEALD ZnO transistors on glass and polyimide substrates have field-effect mobility > 20 cm2/V·s, good bias-stress stability, and circuits with < 10 ns/stage propagation delay.[1] For high performance TFTs, self-heating can result in high temperatures on low-cost, low-thermal conductivity substrates such as glass (1.3 W/mK) and polyimide (0.15 W/mK). To understand thermal effects we have measured devices from 10 K to 400 K. A plot of ln(T) versus 1/T shows that the field-effect mobility is weakly activated between 400 K and 100 K with activation energy of ~ 10 meV. For comparison, in amorphous silicon the activation energy is often > 150 meV due to the large density of localized tail states.[2] For PEALD ZnO, as the temperature decreases below 100 K the activation energy decreases and as a result PEALD ZnO TFTs operate with mobility > 1 cm2/V·s even at temperatures < 10 K. The temperature behavior can be well described using a percolation model assuming a Gaussian distribution of barriers above the conduction band edge. This model has previously been applied to temperature dependent Hall-effect measurements in doped indium-gallium-zinc oxide films. [3] By fitting temperature dependent behavior at constant VGS - VTH we examine how the model barrier height changes with channel carrier accumulation. In our oxide TFTs, we find that the barrier height and standard deviation steady decrease from ~ 50 ± 20 meV at 5 × 1012/cm2 to ~ 7 ± 6 meV at 1.4 × 1013/cm2 and the temperature independent mobility prefactor increases from 12 to 22 cm2/V·s. This reduction of barrier height and distribution width provides a mechanism for the carrier concentration dependent mobility observed in nearly all oxide thin films and devices. In addition, at the highest concentrations the barrier height becomes very small which is consistent with the good performance of these devices even at very low temperature. We also find a fully reversible, nearly linear positive shift in threshold voltage with decreasing temperature from 300 K to 100 K with a charge coefficient of about -4 nC/cm²K. While the origin of this charge is not fully understood, ZnO films deposited by PEALD are highly textured (002) and may exhibit a pyroelectric charge with changes in temperature, although the threshold voltage shifts below 100 K are likely not related to pyroelectric charge. The temperature dependent characteristics of these TFTs demonstrate that PEALD ZnO does not contain a large concentration of deep subgap traps as often found in other low-deposition-temperature thin film systems. [1] D. A. Mourey, et. al., IEEE Trans. on Elec. Devices, 57, 530-534, 2009. [2] T. Tiedje, et. al., Physical Review Letters, 46, 1425, 1981. [3] T. Kamiya, et. al., J. Display Technol., 5, p. 462-467, 2009.

1:50 PM Student

G2, Flexible ZnO Temperature Sensors on Plastic Substrate: DaLing Zhao1; Devin Mourey2; Thomas Jackson3; 1Pennsylvania State University

We have previously demonstrated plasma enhanced atomic layer deposition (PEALD) ZnO thin film transistors (TFTs) and circuits on polyimide substrates at 200 °C with field-effect mobility > 20 cm2/V·s, excellent bias stress stability, and circuits with propagation delay < 20 ns/stage[1]. PEALD ZnO TFTs have a linearly decreasing threshold voltage with increasing temperature and we have explored the use of arrays of these devices as flexible, thin film temperature microsensors. Flexible temperature sensors have previously been reported based on platinum resistors with small dimensions < 100 × 100 μm and with good temperature resolution of ~2 °C.[2] The flexible temperature sensors described here have comparable size, but provide improved sensitivity and lower current operation, as well as simple integration with additional TFTs for sensor select and isolation. In this work, ZnO TFT temperature sensors were fabricated on 25 μm thick polyimide substrates using PEALD at 200 °C and a previously described TFT fabrication process.[3] Several designs of nine individual 100 × 5 μm ZnO pyroelectric TFTs were fabricated on 2 cm long and 500 μm wide flexible probes and in some designs line select TFTs were also integrated. Devices on these polyimide substrates typically had field-effect mobility of 10 - 15 cm2/V·s. The temperature dependence of typical flexible devices was measured from 20 to 70 °C and a reversible linear shift in threshold voltage was observed, with associated pyroelectric charge coefficient of 1.5 nC/cm2K. When measured in the subthreshold regime at constant gate bias, a small change in threshold voltage results in a large change in conductance, and provides good temperature sensitivity. Devices were calibrated between 20 – 35 °C using a surface mounted thermocouple and a gate voltage of ~3 V and constant drain current of 4 nA. Sensitivity depends on the bias conditions and in the subthreshold a maximum of ~ 350 mV/°C is observed. This change is equivalent to an effective temperature coefficient of resistance of more than 10%. Using a more complex biasing approach it is possible to adjust the sensor sensitivity and dynamic range to suit various applications. These results demonstrate that high performance ZnO pyroelectric TFTs can be used for temperature sensing on flexible substrates and may provide opportunities in novel non-planar and integrated temperature arrays. [1] D. A. Mourey, D. A. Zhao, and T. N. Jackson, IEDM, paper 8.5, 2009. [2] Y. Moser and M. M. Gijs, J. of Microelectromechanical Systems, 16, 1349-1354, 2007. [3] D. A. Mourey, D. A. Zhao, J. Sun, and T. A. Jackson, IEEE Trans. Electron Devices, 57, 530-534, 2010.

2:10 PM Student

G3, Improvement of InGaZnO4 TFT Device Performance on Glass and Paper Substrates: Erica Douglas1; Wantae Lim2; Youngwoo Heo3; David Norton1; Fan Ren1; Stephen Pearlton1; 1University of Florida; 2Kyungpook National University

InGaZnO4 thin film transistors (TFTs) show exceptional promise for use in the backplane of active matrix organic light emitting diodes (AMOLEDs) and liquid crystal displays (LCDs) [1-3]. This is due to their high electron mobility and exceptional surface smoothness. InGaZnO4 can also be deposited by sputtering at room temperature. This allows for TFTs to be fabricated on a variety of substrates, including glass, plastics and even paper [4]. Stability for unpassivated and SiO2 passivated devices under bias were investigated. Little to no effect to the threshold voltage (VTH) and subthreshold gate voltage swing was observed for gate bias at 5V. However, at voltages greater than 10V, both unpassivated and passivated devices showed positive VTH and S shifts. The positive VTH and S shifts after constant gate voltage stress (+20 V) for 1000 s were 1.8 V and 0.72 V decade-1 for the unpassivated devices and 1 V and 0.42 V decade-1 for the passivated devices. The temperature dependent charge with changes in temperature, although the threshold voltage shifts below 100 K are likely not related to pyroelectric charge. The temperature dependent characteristics of these TFTs demonstrate that PEALD ZnO does not contain a large concentration of deep subgap traps as often found in other low-deposition-temperature thin film systems. [1] D. A. Mourey, et. al., IEEE Trans. on Elec. Devices, 57, 530-534, 2009. [2] T. Tiedje, et. al., Physical Review Letters, 46, 1425, 1981. [3] T. Kamiya, et. al., J. Display Technol., 5, p. 462-467, 2009.

contact TFT configuration (coplanar type). These results demonstrated that DG InGaZnO TFTs are effective in improving device performance. This paper also reports on the fabrication of IGZO TFTs on paper, and the effect of various planarization layers in order to improve device performance. As a water and solvent barrier layer, cyclotene (BCB 3022-35 from Dow Chemical) was spin-coated on the entire paper substrate. TFTs on the paper substrates exhibited device characteristics only slightly inferior to those obtained from devices on glass substrates. The uneven surface of the paper sheet led to relatively poor contact resistance between source-drain electrodes and channel layer. The ability to achieve InGaZnO TFTs on cyclotene-coated paper substrates demonstrates the enormous potential for applications such as low-cost and large area electronics.

2:30 PM

G4, Sputtering of ZnO Thin Films for TFT on Polyimide Substrates: Xiaotian Yang1; Chieh-Jen Ku1; Faraz Khan1; Pavel Reyes1; Chung Kuo2; Yicheng Lu1; 1Rutgers University

ZnO thin film transistors (TFTs) have drawn great interest over the last five years. It appears likely to find use in flat panel displays, radio-frequency electronics, and low-cost large-area electronics, depending on the device performance using various growth methods such as MOCVD, ALD, PLD or Sputtering. We report on the fabrication of flexible sputtered ZnO-based TFTs, with field-effect mobility > 1.0 cm2/Vs suitable for use in low-cost large-area flexible electronics. A 100 μm thick polyimide substrate is used as the flexible substrate, and the correlation of sputtering conditions and ZnO electrical properties were investigated. Prior to all device processing, the substrates are pretreated at 300ºC for 3 hours to improve thermal dimensional stability and are passivated with 300nm PECVD silicon dioxide. Then, a 100nm thick aluminum layer was evaporated on the substrate as the common-gate electrode and a 180nm thick silicon dioxide was deposited at 250ºC by PECVD as the gate dielectric. To form the semiconductor layer, a 100nm thick ZnO was deposited using rf sputtering with the substrate held at 100ºC. The ZnO film was patterned with photolithographic etching and Al or Ti was deposited for the source and drain contacts with lift-off metallization. Because the stoichiometric ratio of oxygen and zinc is strongly related with the defect-associated shallow doping, dominantly zinc vacancy (Vzn) and oxygen vacancy (Vo), consequently, producing the n-type carriers, we use the ratio of oxygen to argon pressure during the sputtering (0:10 to 3:3:10) to control the ZnO composition. The electrical testing shows that device performance of ZnO TFTs on flexible substrates are much improved when a lower O2 to Ar pressure ratio is used, particularly, the on-off current ratio increases by four orders of magnitude to 10^-6 and saturation mobility improved from less than 0.01 to 1.5 cm2/Vs. This indicates that the incorporation of oxygen in ZnO films is controlled by the oxygen to argon pressure, as well as the electron concentration and conductivity. Device modeling is conducted to simulate this effect. In addition, a thermal treatment after device fabrication significantly improves I-V characteristics and the gate dielectric quality, where samples were subjected to annealing at 250ºC for 3 hours in nitrogen ambient. The leakage current through gate electrode and the off state current are repressed. However, an improvement or an alternative of gate dielectric is necessary to achieve higher performance and a proper yield in comparison with state of art results today.

2:50 PM Student

G5, Zinc-Tin-Oxide Thin-Film Transistors with Al2O3 and ZrO2 Gate Dielectrics: Josh Triska1; John Conley1; Rick Presley1; John Wager1; 1Oregon State University

Amorphous hydrogenated silicon (a-Si:H) is currently the dominant material for the thin-film transistor (TFT) backplanes used to drive liquid crystal displays, but it exhibits several drawbacks which limit its use in future display technologies. The drawbacks of a-Si:H include low electron mobility that is limited to ~1 cm2/Vs, lack of transparency, and well-known instabilities under bias stress and light exposure. Despite these instabilities, the use of silicon nitride as a gate dielectric has allowed for operation stable enough that a-Si:H has dominated the flat panel display market. However, the requirements for the current driver in OLED displays, where high mobility is needed and any shifts in threshold voltage (Vth) will affect pixel brightness, may limit the use of a-Si:H for this application. A new class of amorphous oxide semiconductor (AOS) has recently been developed which exhibits high mobilities (>10 cm2/Vs) and can be processed at low temperatures. Thin-film transistors with AOS channels are promising candidates for OLED displays and transparent applications. In particular, zinc-tin-oxide (ZTO) is a promising channel material due to its relatively high mobility of ~15 cm2/Vs at low processing temperatures and inexpensive base elements. In this work, TFTs fabricated using ALD ZrO2 gate dielectrics (with TEMAZ and H2O as ALD precursors) are found to exhibit performance similar to that of Al2O3 devices. Analysis of ZrO2 device stability under positive gate bias stressing is underway and will be compared to TFTs with Al2O3 and SiO2 gate dielectrics.
Technical Program

Wednesday PM

G8, Transition from Hopping to Band-like Transport in Solution-Processed Amorphous Zinc Tin Oxide Thin-Film Transistors: Chen-Guan Lee; Brian Cobb1; Ananth Dodabalapur2; 1University of Texas at Austin

Amorphous oxide semiconductors have attracted much attention because of their high mobility, stability in ambient air and easy processing by solution approaches. Band-like transport is possible for amorphous oxide semiconductors because of their large neighboring ns orbital overlapping, which is insensitive to distorted Metal-Oxide-Metal chemical bonds. In this study, we combine solution-processed zinc tin oxide (ZTO) together with solution-processed high-k dielectric, ZrO2, to study the nature of charge transport as a function of gate bias. A top-contact configuration is employed while the substrate and the gate electrode are glass and Au/Pd, respectively. The ZrO2 precursor solution was spin-coated in a nitrogen box at 2000 rpm for 30 seconds and was kept in nitrogen box for one hour to evaporate the residual solvent (2-methoxyethanol). Then, the spin-coated film was annealed on a hot plate in air at 500°C for one hour. Al source/drain electrodes were patterned by shadow mask with an aspect ratio of 2:1. The capacitance value for this dual layer ZrO2 dielectric is ~50 nm2/cm2, the on/off ratio is ~10^4 and a saturation mobility of 16 cm2/Vs is obtained at Vgs=Vds=5V at room temperature. The mobility is carrier concentration dependent. Transfer curves with higher carrier concentration (Vgs=10V and Vds=0-10V) are compared at different temperatures ranging from 77K to 333K. When plotting mobilities vs. (Vgs-Von), we can find that the mobility decreases with decreasing temperature at lower sheet carrier concentration (Vgs-Von<7V), which suggests localized transport. In contrast, the mobility decreases with increasing temperature at higher sheet carrier concentration (Vgs-Von>7V), which suggests band-like transport. The Von is the onset voltage, which corresponds to the voltage that the carrier concentration starts to accumulate with increasing gate voltage. The activation energies at different Vgs-Von are calculated and show that the activation energies decrease with increasing sheet carrier concentration. These results are in accordance with Mott mobility edge model at lower sheet carrier concentration (lower Vgs-Von), the Fermi level is in the band tail states and the transport is likely dominated by multiple trap and release of electrons by relatively shallow traps. However, the Fermi level moves towards the band edge at higher sheet carrier concentration and the transport is band-like. Conductivities at different sheet carrier concentrations are extracted from the linear regime of the output characteristics (Vds-Von) and the result shows that the conductivity increases with raising temperature for all sheet carrier concentrations. At the highest sheet carrier concentrations, the conductivity values are slightly less than 1000 S/cm, implying that the conductivity is still in insulator regime, although approaching the metallic limit.

4:30 PM Student

G9, A Comparative Study of the Effect of Heat Treatment on the Microstructure and Properties of Colloidal ITO Films and Cold-Sputtered ITO Films: Salii Joshi; Gregory Book1; Rosario Gerhardt2; 1Georgia Institute of Technology

Indium Tin Oxide (ITO) is an important transparent conductor that finds widespread applications in displays and other optoelectronic technologies. Fabrication of circuits and coatings from colloidal ITO has the advantage of being less wasteful as compared to sputtering, and may be advantageous for use on flexible and complex-shaped substrates that cannot withstand high temperatures. This study deals with the comparison of the effect of processing treatment such as oxygen plasma and heat treatment, on colloidal ITO films and cold-sputtered ITO films. Colloidal, fully crystalline ITO nanoparticles were made by a non-aqueous synthesis technique starting from acetate precursors [1]. Films were fabricated on glass and quartz substrates. ITO coatings were also fabricated using RF sputtering on identical, non-heated substrates. The microstructural changes in the ITO films were characterized through AFM and SEM. The electrical and optical properties were characterized using impedance spectroscopy and UV-visible absorption spectroscopy. The ITO films were heat treated in an atmosphere of argon or commercial air at 150°C, 300°C, and 450°C. Heat treatment of cold-sputtered ITO films changed properties such as transmittance in the visible region, optical band gap and the electrical resistivity of the films. Heat treatment in air was seen to increase the resistivity, while heat treating in argon was seen to decrease the resistivity. The as-cold sputtered ITO films are amorphous, and are brown in color. Their transmittance increased significantly on heating. These changes can be related to the onset of crystallization, and changes in the carrier concentration due to the changes in the oxygen stoichiometry with heat treatment. In contrast, the colloidal ITO films are fully transparent as coated, because the colloidal nanoparticles are fully crystalline. Heat treatment at 300°C in argon caused a reduction in the transmittance in the colloidal ITO film due to charring of the organics. The electrical properties of the spin-coated colloidal ITO films were also significantly modified by the presence of the non-conducting ligands. The electrical properties vary as a function of sintering and non-stoichiometry as the oxygen content is varied. The removal of the non-conducting ligands from the colloidal ITO by oxygen plasma prior to heat treatment should improve the electrical properties. The effect of oxygen plasma on the electrical and optical properties will also be presented. [1] C. J. Capozzi, I. N. Ivanov, S. Joshi, and R. A. Gerhardt, “The effect of the atmosphere on the optical properties of as-synthesized colloidal indium tin oxide”, Nanotechnology, vol. 20, p. 145701, 2009.

4:50 PM

G10, Optimization of Dielectric Passivation of ZnO-Based Schottky Diodes: Holger von Wenczelski1; Stefan Müller1; Matthias Schmidt1; Florian Schmidt1; Marius Grundmann1; 1Universität Leipzig

Schottky barrier contacts on ZnO have been studied with renewed interest in recent years. They are used in, e.g., photodetectors, metal-semiconductor field-effect transistors and gas sensors but are also of high importance for electrical characterization of ZnO by space charge layer spectroscopy since ZnO pn-diodes are not available. The optimization of Schottky diode properties focused on surface preparation and the choice of the Schottky barrier material so far. Recently it was demonstrated that the rectifying properties of high-quality Schottky contacts may degrade under reduced pressure [1]. This is caused by vacuum-activated surface conduction strongly reducing the parallel resistance consistent of a combination of a reactively dc-sputtered AgO or PtO layer and a transparent and highly conducting capping layer; the total thickness is only 10 nm. With that an average transmission of 70% and 60% in the visible spectral range was achieved for the complete device structure on a ZnO thin film with AgO and PtO, respectively. The so formed Schottky-like diodes exhibit maximum effective barrier heights of 0.87 eV, ideality factors of 1.47 and rectification ratios of 5x10^4, which are similar to their opaque counterparts [1]. Using such kind of contacts as gate contacts in transparent metal-semiconductor field-effect transistors (TMESFET), on/off-ratios of ~10^4 and channel mobilities of up to 11.9 cm^2/Vs, which are only slightly lower than for opaque MESFETs [2, 3], were achieved. With that, our devices meet the requirements for the use in transparent displays formulated by Wagner [4]. Moreover the TMESFETs require small voltage sweeps of only 2.7 V for switching between on and off-state. This is due to the absence of a voltage drop at a gate insulator, as it occurs in metal-insulator-semiconductor-FETs. Furthermore, with 120 mV/dec, the subthreshold slope of the TMESFETs already approaches the thermodynamic limit of 60 mV/dec. These advantages of MESFETs were successfully transferred to integrated inverters, which have a maximum gain of ~200 at a supply voltage of 4 V and a low uncertainty level of ~0.3 V. Their performance is superior among the transparent inverters reported so far (e.g. [5]) and clears the way to a pure transparent logic integrated circuits. This work is supported by Deutsche Forschungsgemeinschaft within the framework of Sonderforschungsbereich 762 “Functionality of Oxide Interfaces” and the Graduate School “Functionality of Oxidic Interfaces” and the Graduate School “Leipzig School of Natural Sciences - BuildMoNa” as well as the European Social Fund and Studienstiftung des deutschen Volkes. [1] A. Lajn, et al., J. Vac. Sci. Technol. B, 27, 1769 (2009); [2] H. Frenzel, et al., Appl. Phys. Lett., 92, 192108 (2008); [3] H. Frenzel, et al., Appl. Phys. Lett., 95, 153503 (2009); [4] J. F. Wagner, Science, 300, 1245 (2003); [5] J. H. Na, et al., Appl. Phys. Lett., 93, 213505 (2008).
and by that increasing the leakage current of the Schottky diodes [1]. On the one hand this presents a major drawback considering the usage of, e.g., ZnO UV photodetectors in outer space; on the other hand it is disadvantageous for electrical characterization techniques performed under cryogenic conditions such as deep level transient spectroscopy. In a proof of concept study we demonstrated that dielectric passivation of ZnO Schottky diodes suppresses the formation of the vacuum-activated surface conduction path [2]. In this contribution we report on different strategies used to optimize such dielectric passivation. We used ZnO thin films grown on 2 inch sapphire wafers by pulsed-laser deposition (PLD). The samples were cut into pieces. On some pieces we reactively sputtered planar Schottky contacts prior to dielectric passivation (approach B); for other pieces the passivation was deposited prior to the Schottky contacts (approach C). The electric properties are compared to non-passivated diodes (approach A). The masks needed to define the contacts and passivations were realized by standard photolithography. The dielectric passivation, either being CaH2O or Al2O3, was grown at room temperature by PLD. For each passivation at least 40 Schottky contacts were produced on one sample piece and are compared to diodes realized on another piece of the same wafer in order to obtain a significant set of data. For characterization we used current-voltage measurements; selected samples were investigated by thermal admittance spectroscopy, deep level transient spectroscopy and depth-resolved cathodoluminescence (CL). The results show that dielectric passivation increases the CL UV/VIS ratio for excitation close to the surface, it does not introduce additional defects and it suppresses the formation of a vacuum-activated surface conduction path. Further, the parallel resistance of Al2O3-passivated diodes is in average higher than that of nonor CaH2O-passivated diodes; the scatter of $R_p$ is largest for non-passivated diodes. Our results show that it is favorable to realize the passivation prior to the Schottky contacts (approach C). [1]M. Allen et al., IEEE Transaction on Electron Devices 56, 2160 (2009). [2] von Wenckstern et al., J. Electron. Mater. available online, DOI: 10.1007/s11664-009-0974-1.

Session H: Materials and Devices for Flexible Electronics

Wednesday PM
Room: 126
Location: University of Notre Dame

Session Chairs: Oana Jurchescu, Wake Forest University; Alberto Salleo, Stanford University

1:30 PM Student

H1. Molecular Contact Doping in Organic Thin-Film Transistors: Frederik Ante1; Tobias Canzler1; Ansar Werner2; Ute Zschieschang1; Klaus Kern1; Hagen Klauk1; 1Max Planck Institute for Solid State Research, Stuttgart, Germany; 2Novaled AG, Dresden, Germany; 1Ecole Polytechnique Federale de Lausanne, Switzerland

The drain current of organic thin-film transistors (TFTs) is often limited by the energy barrier at the interface between the semiconductor and the source/drain contacts. This energy barrier can be reduced by choosing a contact metal with a work function matching the frontier orbital energy of the semiconductor [JAP 96, 7312, 2004], by modifying the metal work function with a thin oxide layer [JAP 92, 013301, 2008], or by introducing a self-assembled monolayer (SAM) with an appropriate dipole moment [JACS 128, 1788, 2006]. Here we show that the contact barrier in organic TFTs can also be reduced by introducing a thin layer of a strong molecular dopant at the semiconductor/contact interface. Our TFTs are based on the organic semiconductor dinaphtho-[2,3-b:2',3'-fjthieno[3,2-b]thiophene (DNTT). The dopant (NDP-9, provided by Novaled AG) is a small organic molecule with a LUMO energy below the HOMO energy of DNTT, so electrons are transferred from the DNTT to the dopant, increasing the local density of excess holes in the DNTT near the contacts. Transistors with a channel length between 10 and 60 µm are fabricated using polyimide shadow masks and consist of Al gates (30 nm thick), an AlOx/SAM gate dielectric (5.7 nm), vacuum-deposited DNTT (30 nm), a thin dopant layer (~1 nm) and Au top contacts (30 nm). The mobilities of undoped transistors (with a contact resistance of 0.66 kOhm-cm) range from 0.9 cm²/Vs (L = 10 µm) to 2.2 cm²/Vs (L = 60 µm). For contact-doped transistors (with a contact-resistance of 0.38 kOhm-cm) the mobilities are between 1.3 cm²/Vs (L = 10 µm) and 2.3 cm²/Vs (L = 60 µm). To fabricate top-contact DNTT TFTs with sub-micron channel length, we have expanded a process reported by Tsukagoshi et al. [APL 91, 113508, 2007]. A narrow suspended resist bridge is defined across the Al/AlOx/SAM gate stack by electron-beam lithography using a multi-layer resist process. The organic semiconductor is deposited underneath the bridge by two angled evaporations (45° and 135°). Finally the organic dopant and the Au source/drain contacts are evaporated at an angle of 90°, so that the resist bridge serves as a high-resolution shadow mask to define the channel length. The 150 nm long transistors have a mobility of 0.05 cm²/Vs, an on/off current ratio of 10^6 and a transconductance of 0.4 S/m. In the undoped transistors a deviation from the ideal transistor behavior is observed for small drain-source voltages (Schottky contacts). In contrast, the contact-doped transistors have a reduced contact barrier and improved transistor behavior, especially at small drain-source voltages (ohmic contacts). In summary, we have shown an improvement of top-contact organic TFTs with a channel length from 100 nm to 60 µm by introducing a molecular dopant into the contact area.

1:50 PM Student

H2. Gate Dielectric Thickness Dependence of OTFT Performance: Yuanjuan Li1; Devin Mourey1; Dalong Zhao1; Haoyu Li1; Marsha Loth2; John Anthony3; Thomas Jackson4; Penn State University; 2University of Kentucky

Solution based organic semiconductors have been widely investigated for their potential in low cost flexible electronics. Organic thin film transistors (OTFTs) fabricated using spin casting of the p-type organic semiconductor 5,11-Bis(triethylsilylethynyl)anthradithiophene (dif-TES-ADT) have demonstrated mobility $> 1$ cm²/Vs and a contact-related microstructure for pentafluorobenzenthiol treated electrodes on thermal SiO₂. For organic devices and circuits on transparent and flexible substrates, dielectric materials are needed which can be easily deposited at low temperature on glass and flexible substrates. Al₂O₃ can be deposited by plasma enhanced atomic layer deposition (PEALD) at 200°C [3] and has been used to fabricate high-performance ZnO TFTs. In this work we have fabricated OTFTs with thin Al₂O₃ dielectric layers. The OTFTs for this work used a simple structure with gold source and drain electrodes photolithographically defined on a dielectric layer on a heavily doped n-type silicon wafer. We fabricated devices on 32 nm and 60 nm PEALD Al₂O₃ and 210 nm thermal SiO₂. PFBT was used to treat the Au electrodes provide the contact related microstructure, and HMDS was used to treat the dielectric layer. A 2.5 wt% solution of dif-TES-ADT chlorobenzene was spin coated on the substrates, and the expected contact-related microstructure was observed on all samples. dif-TES-ADT TFTs fabricated with 210 nm SiO₂ with 5 µm channel length had field-effect mobility of $\sim 0.7$ cm²/Vs, threshold voltage of $\sim 15$ V, and on current is larger than $10^4$ A at $V_{DS} = -20$ V and $V_{GS} = -40$ V. Similar OTFTs fabricated with 60 nm Al₂O₃ had field-effect mobility of $\sim 0.2$ cm²/Vs, threshold voltage of $\sim 1$ V, and on current of $\sim 5 \times 10^{-4}$ A at $V_{GS} = -10$ V and $V_{DS} = -20$ V. Similar OTFTs fabricated on 32 nm Al₂O₃ had field-effect mobility of $\sim 0.1$ cm²/Vs, threshold voltage of $\sim 0.5$ V and on current of $\sim 4 \times 10^{-4}$ A at $V_{GS} = -10$ V and $V_{DS} = -15$ V. Plotting the OTFT current as a function of the gate electrical field, including correcting for apparent threshold voltage, also shows that the OTFT current decreases with decreasing gate dielectric thickness. Preliminary two dimensional modeling suggests this unexpected result can be explained by two-dimensional electric field effects at a Schottky barrier between the organic semiconductor and source and drain contacts. [1] S. K. Park, SPIE Conference Digest, 100 (2007). [2] D. J. Gundlach, et al. Nature Materials, 7(3), 216-221 (2008). [3] D. A. Mourey, et al., IEEE Trans. Electron Dev., 57, pp. 530-4 (2010).
2:10 PM Student

H3, Arylene Diimide-Thiophene Semiconductors for n-Channel Field-Effect Transistors: Rocio Ponce Ortiz; Hui Huang; Antonio Facchetti; Tobin Marks; Yan Zheng; Raul Blanco; Helena Herrera; Jose Segura; Northwestern University; Polycera Corporation; Complutense University of Madrid

Oligothiophenes and arylene-diimide derivatives are among the most used semiconductors in the fabrication of Organic Field Effect Transistors (OFETs). One intriguing strategy to improve the electrical behavior and/or achieve ambipolarity in organic semiconductors would be the combination of arylene diimide skeleton with thiophene rings within the same molecular structure. To this end, we have fabricated the first family of molecules consisting of β-naphthalenediimide and β-perylenediimide oligothiophenes. This family of semiconductors allows us to analyze the interplay of three different effects on device response: (i) oligothiophene backbone catenation; (ii) interchanging naphthalenediimide by perylenediimide substituents, and (iii) introducing a phenylene group in the oligothiophene backbone. Amphoteric redox behavior is recorded in these molecules by cyclic voltammetry, indicating the possibility of both electron extraction and injection from/to the conjugated p-system. Electrical measurements of vapor-deposited films measured in vacuum show electron field-effect mobilities as high as 0.35 cm²V⁻¹s⁻¹ for semiconductor NDI-1T. Lower mobilities, on the order of 0.1-1.0 cm²V⁻¹s⁻¹, are recorded for the remaining of the semiconductors. The remarkable variation in electrical behavior within the semiconductor family is analyzed by means of electrochemistry experiments, X-ray diffraction and Atomic Force Microscopy (AFM), and is aided by theoretical Density Functional Theory (DFT) calculations. It will be shown that the differences in carrier mobilities can be basically explained on the basis of molecular packing and film microstructural trends. Indeed, the best device performance is measured for NDI-1T films, where calculations predict the molecule to be basically flat, thus promoting a closely packed crystalline film which is consistent with a well-resolved single phase XRD pattern. Furthermore, AFM reveals the presence of large and well-connected grains. On the contrary, the poor electrical performance of NDI-3T is likely connected with the poor film crystallinity (in fact no diffraction peaks are detected in XRD experiments) and with the presence of very small grains with increased grain boundaries. Solution-processed OFETs were also fabricated and their electrical performance compared with that of the corresponding vapor-deposited films. Field-effect mobilities of 0.042 cm²V⁻¹s⁻¹ and 0.011 cm²V⁻¹s⁻¹ were obtained for PDI-1T and PDI-3T, respectively.

2:30 PM Student

H4, Advanced X-Ray Peak Shape Analysis of Organic Semiconductors: Insights into Crystalline Size, Strain, Intragrain Disorder and Implications for Charge Transport: Jonathan Rivnay; Michael Toney; Alberto Salles; Stanford University; Stanford Synchrotron Radiation Lightsource

Structure-property relations have guided the development and processing of organic electronic materials and devices over the past two decades, leading to films with field effect mobilities around 1 cm²V⁻¹s⁻¹. Such studies have focused on relative crystallinity, grain boundaries, film cracking, as well as molecular packing and orientation, in attempt to understand device-scale charge transport and performance. Grain size or grain boundary density is often cited as a reason for improved or degraded device performance. However, even the determination of grain size can be difficult: grain dimensions are often extracted from top-surface scanning probe techniques, rough estimation from X-ray peak widths or optical microscopy of crystalline domains with similar polarization extinction characteristics; the latter technique is especially common (and sometimes misleading) in small molecule films. Furthermore, the details of intra-grain order are important when considering charge transport within a grain. Deviations from ideal crystal packing will affect the crystalline transport and may shed light on the origins of intrinsic charge trapping in semi/polycrystalline organic materials. The study of disorder within crystalline grains is challenging due to the instability of organic materials under the prolonged electron beam exposure necessary for transmission electron microscopy. The small grain size, often on the order of tens of nanometers, further complicates characterization. One promising analysis technique is order-dependent Fourier X-ray peak shape analysis, developed by Warren and Averbach in the early 1950’s. The Warren-Averbach (WA) analysis allows one to simultaneously extract grain size, as well as parameters relating to non-uniform strain and statistical disorder (paracrystallinity) within the grain, both of which are the primary causes of higher-order peak broadening. To this end, we present a series of datasets with crystalline order both out-of-plane and in-plane and discuss the implementation of WA analysis as a tool to extract disorder parameters. Diffraction data is collected from a number of solution processable, high performance transistor and solar cell materials, including poly(2,5-bis(3-alkylthiophene)-2-yl)thieno[3,2-b](thiophenes) (PBTTTT), poly([N,N’-bis(2-octyldodecyl)-naphthalene-1,4,5,8-bis(dicarbazoyl)imide]-2,6-diylyl)-alt-5,5’-(2,2’-bithiophene) (NDI2OD-T2), and trisopropylsilanes (TIPS) pentacene. We discuss how parameters extracted from WA analysis may influence charge transport. Experiments are designed to elucidate the effects of annealing, alignment and blending on grain size, inter-grain disorder and strain for a number of crystallographic directions. In general, we find that polymer grains exhibit paracrystalline disorder on the order of 2-6%, and small molecules <1%. We propose that this numerical representation of deviations from ideal crystalline order along with crystalline mobility (determined from device data fitting) and simulations is important for understanding crystalline transport and trapping in organic semiconductor thin films.

2:50 PM

H5, Probing Stress Effects in Single Crystal Organic Transistors by Scanning Kelvin Probe Microscopy: Lucile Teague; Oana Jurchescu; Curt Richter; Sankar Subramanian; John Anthony; Thomas Jackson; David Gundlach; James Kushmerick; Savannah River National Laboratory; Wake Forest University; National Institute of Standards and Technology; University of Kentucky; The Pennsylvania State University

To date, scanning Kelvin probe microscopy (SKPM) has been utilized to correlate the relationship between film structure and charge transport in a number of organic thin-film transistor (OTFT) devices. This technique provides a direct measurement of the intrinsic charge transport in the active organic as well as providing a detailed view of charge injection at the source and drain contacts. For the work presented here, SKPM was used to simultaneously probe the potential distribution in electrically biased single crystal difluoro bis(triethylsilyl)ethynyl) anthradithiophene (dif-TESADT) organic thin film transistors. Dif-TESADT is one of a number of organic materials being studied for potential use in organic based electronics,[1] and recent studies of dif-TESADT OTFTs have shown that charge mobilities on the order of 0.4 cm²V⁻¹s⁻¹ can be achieved for spin-cast devices,[2] while charge mobilities of 6 cm²V⁻¹s⁻¹ have been achieved for single crystal devices.[3] We will discuss our recent findings which suggest that significant changes in device performance can occur when the organic crystal is stressed over a timescale of a few minutes. More specifically, we will show SKPM data that reveal changes in potential drops at the contacts as a function of time. These results suggest that active organic material can become charged over a timescale of a few minutes, decreasing the current flow in the device from source to drain. [1] Gundlach, D. J.; Royer, J. E.; Park, S. K.; Subramanian, S.; Jurchescu, O. D.; Hamadani, B. H.; Moad, A. J.; Kline, R. J.; Teague, L. C.; Kirillov, O.; Richter, C. A.; Kushmerick, J. G.; Richter, L. J.; Parkin, S. R.; Jackson, T. N.; Anthony, J. E. Nature Mater. 2008, 7, 216-221. [2] Jurchescu, O. D.; Hamadani, B. H.; Xiong, H. D.; Park, S. K.; Subramanian, S.; Zimmerman, N. M.; Anthony, J. E.; Jackson, T. N.; Gundlach, D. J. Appl. Phys. Lett. 2008, 92, 132103. [3] Jurchescu, O. D.; Subramanian, S.; Kline, R. J.; Hudson, S. D.; Anthony, J. E.; Jackson, T. N.; Gundlach, D. J. Chem. Mater. 2008, 20, 6733-6737.

3:10 PM Break

3:30 PM Student

H6, Study on the Resistance of Stretchable Electrodes from Surface Morphology Aided by Computer Modeling: Wenzhe Cao; Patrick Goern; Oliver Graudejes; Joyelle Jones; Sigurd Wagner; Princeton University; Arizona State University

Thin gold film electrodes on polydimethylsiloxane(PDMS) substrates can be reversibly stretched up to 80% without losing their electrical conductance. The resistance increases nearly linearly with increasing mechanical strain. With improving fabrication techniques the correlation between resistance and
This page contains information about the development of high-resolution offset printing processes, including the evaluation of etching methods such as wet etch, laser ablation, and dry etching. It highlights the importance of surface energy in the printing process and discusses the use of reverse offset printing as a method to form high-resolution printing plates. The page also mentions the potential for this technology to be used in printed electronics, particularly in areas such as displays, RFID, and flexible electronics, with a focus on reducing manufacturing costs.

The page emphasizes the versatility of reverse offset printing and its ability to directly print soluble conductors and semiconductor layers, as demonstrated in previous work [2]. It also discusses ongoing research, including the use of silver nanoparticles to achieve small printed channel lengths, which is crucial for the development of TFTs in organic devices.


The page concludes with a discussion on the potential of hybrid electrical and chemical barrier materials for flexible electronics, highlighting the importance of mechanical flexibility, electrical and chemical impermeability, and the need for cost-effective solutions.

The technical program section on the right side of the page indicates a talk titled “H8, A Novel Hybrid Electrical and Chemical Barrier Material for Flexible Electronics: Lin Hsu; Katherine Song; Sigurd Wagner; Prashant Mandlik; Princeton University; Universial Display Corporation” scheduled for 4:10 PM on Wednesday.
10 hrs. Argon and oxygen mixture (6:4) were used as sputtering gases. All the grown films were polycrystalline, monophase and highly c-axis oriented with no evidence of Aluminum impurity. Optical reflectance was more than 90% with no much variation in the optical bandgap. AFM and STM study showed that the film morphology was grainy and intergran connectivity increased with increasing substrate temperature. The surface roughness was less than 2.3nm and the average grain size was ~145nm. It has been shown that desirable properties show nonmonotonic dependence on the growth temperature. Highest electron concentration of 3x10^{20}cm^{-3} with more than 90% transparency has been obtained in samples grown at 500°C. A hybrid p-n junction diode was fabricated by using p type organic semiconductor zinc phthalocyanine (ZnPc) and n type AZO layer with rectification ratio of 10^4. In this case bottom AZO layer grown at 500°C with resistivity of 60Ωcm is used as electrode and the subsequent AZO layer grown at room temperature with resistivity of 1.7Ωcm is used as active n-layer in the hybrid pn junction diode. The electrical properties of p-n junction improve remarkably with higher growth temperature of bottom AZO electrode.

4:50 PM
H10, Late News

Session I: Nanomagnetic and Spintronic Materials

Wednesday PM  Room: 129  Location: University of Notre Dame
June 23, 2010  Session Chairs: Xinyu Liu, University of Notre Dame; Roberto Myers, Ohio State University

1:30 PM
I. An Organic-Based Magnetic/Nonmagnetic Semiconductor as a Spin Polarized Carrier Source/Channel: Moving Toward Organic Spintronics: Jung-Woo Yoo; V. N. Prigodin; Chia-Yi Chen; H. W. Jang; C. W. Bark; C. B. Eom; A. J. Epstein; 1The Ohio State University; 2University of Wisconsin

Recent years witnessed increasing research for exploiting carbon-based materials as a spin transporting channel, which introduces a new avenue for device integration and functionality [1]. Molecule/organic-based magnets, that allow chemical tuning of electronic and magnetic properties, are a promising new class of magnetic materials for future spintronics [2,3]. The advantages of using organic-based magnets as spin polarizers in spintronic applications include, chemical tunability, highly spin-polarized electronic nature [4], low temperature processing, optical control of magnetism and conductivity [5], etc. include, chemical tunability, highly spin-polarized electronic nature [4], low temperature processing, optical control of magnetism and conductivity [5], etc. V(TCNE):tetracyanoethylene \((\chi ~ 2)~\) is the earliest developed room temperature molecule-based magnet [6]. It has ferrimagnetic coupling between the spins in the TCNE \(\pi^*\) orbital and spins in V\(\pi\) \(d_{\pi}\) orbital with \(T_{\chi} ~ 400~K\). This material also can be grown as a thin film via low-temperature (40°C) chemical vapor deposition (CVD) [7]. Besides its robust room temperature magnetic ordering, the V(TCNE), has unique electronic structure, as a ‘half-semiconductor’ [4], i.e., fully spin polarized non-overlapping valence and conduction bands The highly spin polarized electronic state was observed by magnetic circular dichroism [8]. In this talk, we present realization of an organic-based magnetic/ non-magnetic semiconductor as an electron spin polarizer/spin transporting layer in the standard spintronic device geometry [1,9]. The application of organic small molecule films as the spin transporting layer has been studied recently However, conceptual understanding of how the spins are injected into and transport through these organic semiconductor films was missing. With careful study on film thickness, temperature, and bias dependencies, significant differences between tunneling and giant magnetoresistance were resolved [1]. In addition, the room temperature organic-based magnet, V(TCNE), was successfully incorporated into the standard magnetic tunnel junction device [9]. Our results unambiguously demonstrates spin filtering of current passing through a V(TCNE), magnetic semiconductor film, with subsequent tunneling of the spin polarized carriers through a the hybrid rubrene/LAO barrier while effectively conserving spin polarization. A detailed discussion on temperature dependence and applied bias dependence will be presented. [1] Yoo et al., Phys. Rev. B 80, 205207 (2009); [2] Miller and Epstein, Angew. Chem. Int. Ed. Engl. 33, 385 (1994); [3] Epstein, MRS Bull. 28, 492 (2003); [4] Prigodin et al., Adv. Mater. 14 1230 (2002). [5] Yoo et al., Phys. Rev. Lett. 97 247205 (2006). [6] Manriquez et al., Science 252, 1415 (1991). [7] Pokhodnya et al., Adv. Mater. 12, 410 (2000) [8] Kortright et al., Phys. Rev. Lett. 100, 257204 (2008).[9] Yoo et al., submitted for the publication.

2:10 PM Student
I3, Observation of Antiferromagnetic Interlayer Exchange Coupling in a GaMnAs/GaAs:Be/GaMnAs Tri-Layer: Jonathan Leiner; Hakjoon Lee; Meghna Bhalchandra; SungHoon Lee; Jonathan Leiner; Sanghoon Lee; Brian Kirby; Xinyu Liu; Jacek Furdyna; Margaret Dobrowolska; 1University of Notre Dame; 2Korea University; 3National Institute of Standards and Technology

It has been long predicted theoretically that with the correct combination of layer thickness and carrier doping, antiferromagnetic interlayer exchange coupling should be sustainable between GaMnAs layers separated by non-magnetic spacer layers. However such AF coupling was not observed until very recently when Chung and co-workers used polarized neutron reflectometry (PNR) to unambiguously identify antiferromagnetic coupling in a superlattice structure of GaMnAs separated by GaAs:Be spacers [1]. This exciting finding...
has spurred recent theoretical work by Szalowski and Balcerzak [2], who point out that the RKKY-like carrier mediated magnetic exchange should be different for a superlattice from that in a single trilayer of GaMnAs/GaAs:Be/GaMnAs, due to drastically different boundary conditions. In this vein, Ref. [2] suggests that the trilayer structure provides a simpler, more fundamental system for understanding the basic exchange mechanisms in GaMnAs. Thus, there is significant interest in understanding interlayer exchange coupling in the trilayer structure.A series of GaMnAs/GaAs:Be/GaMnAs trilayers with various thicknesses and dopings of the GaAs:Be spacers were fabricated by low-temperature molecular beam epitaxy in the hope of establishing conditions under which antiferromagnetic interlayer exchange coupling (IEC) between the GaMnAs layers can occur in such structures. After cooling a trilayer with a 5 nm spacer layer and 3×10^{29} cm^{-2} Be doping below the GaMnAs Curie temperature in zero field, we observe increased low-field magnetoresistance and suppressed low-field magnetization below 35 K – suggesting spontaneous antiparallel alignment of the GaMnAs layers. PNR measurements taken under similar conditions were used to directly measure the field dependent magnetic depth profile, and confirm robust antiferromagnetic coupling of the separated GaMnAs layers. This result is fundamentally interesting, as theoretical work suggests that a spacer layer as thick as 5 nm should be marginal at best for supporting any type of coupling in this system. Details of how coupling varies with spacer properties, and the role of crystalline anisotropy in our trilayer samples will be discussed. [1] J.-H. Chung, S. Chung, Sanghoon Lee, B. Kirby, J. Borchers, Y. Cho, X. Liu, and J. Furdyna, Physical Review Letters 101, 1-4 (2008). [2] K. Szalowski and T. Balcerzak, Physical Review B 79, 1-11 (2009).

2:30 PM
14, Electrical Spin Injection in a Hybrid Organic/Inorganic Spin-Polarized Light Emitting Diode (Spin-LED): L. Fang; D. Duman; C.-Y. Chen; P. Truitt; A. Epstein; Ezekiel Johnston-Halperin; 'Department of Physics, The Ohio State University


2:50 PM
15, Properties of MnAs/GaMnAs/MnAs Magnetic Multilayers and Their Application to High Temperature Vertical Spin Valves: Debasish Basu; Hyun Kum; Wei Guo; Pallab Bhattacharya; 'University of Michigan

Epitaxially grown hybrid ferromagnet/semiconductor heterostructures are currently of interest due to their potential application in spintronics devices. Lateral spin valves and devices based on such spin valves have been demonstrated. More recently, vertical spin valves and transverse magnetoresistance devices (TMR) devices consisting of semiconductor/ferromagnet multilayers have been reported. However device operation has generally been restricted to very low temperatures. We have investigated the epitaxy and properties of MnAs/ GaMnAs/MnAs magnetic multilayer heterostructures. Vertical spin valves/TMR devices using these heterostructures demonstrate large magnetoresistance up to ~200K. The magnetic multilayer heterostructure was grown by molecular beam epitaxy (MBE). A 35 nm layer of ferromagnetic MnAs was first grown on a GaAs substrate at 250°C. This layer was annealed in the presence of As flux at 350°C in order to reduce the surface roughness. Thin layers (1 nm each) of GaAs and AlAs were deposited on the MnAs layer at 250°C. This was followed by a 8 nm layer of Ga0.1Mn0.9As and 1 nm layers of AlAs and GaAs layers respectively. The purpose of growing thin layers of AlAs/GaAs was to prevent the segregation of Mn atoms in the GaMnAs layer due to the proximity of the MnAs interface. The top 35 nm ferromagnetic MnAs layer was left un-annealed. X-ray diffraction and TEM measurements done on this multilayer film indicate a high degree of crystallinity of the MnAs contacts and absence of Mn clusters in the Ga0.1Mn0.9As sandwich layer. Vertical spin valves were fabricated with these multilayer heterostructures using standard micro-fabrication techniques. The current-voltage characteristics, measured both in the presence and absence of external magnetic field indicate dependence of the resistance of the device on the direction of magnetization of the ferromagnetic pads. Asymmetric control devices with no MnAs top layer, fabricated and characterized under the same conditions, show no such dependence. Distinct peaks were observed at ~350 Oe in the magnetoresistance (MR) measurements done on the vertical spin valves. The position of the peak closely matches the values obtained from separate magneto-optic Kerr effect measurements done on the polarizer and the analyzer pads. A peak MR value of 42 % was observed at 10K at a bias current of ~ 1 nA. MR values of >12 % was measured at temperatures above 150K. The MR vs temperature characteristic, which is non-linear, is influenced by the GaMnAs sandwich layer which is ferromagnetic at temperatures below 100 K and paramagnetic above this temperature. The enhancement of the MR values is attributed to this property of GaMnAs and also to its high crystallinity. Similar effects have been previously observed in all metallic spin valves with ferromagnetic sandwich layers. The characterization of this novel multilayer system will be presented and discussed.Work supported by NSF and ONR.
and in this state domain switching by electric fields is observed. Our results thus establish that strain induces a strong multiferroic state in EuTiO$_3$ in agreement with predictions.

3:50 PM Student

I7, Magnetic Circular Dichroism (MCD) Studies on GaMnAs: Kritsanu Tivakornsasithorn$^1$; Xinyu Liu$^1$; M. Berciu$^2$; J. Furdyna$^3$; M. Dobrowolska$^4$;  $^1$University of Tokyo; $^2$University of Bristish Columbia

Current interest in spin-based electronics has generated a demand for materials in which magnetic properties occur simultaneously with a strong spin-dependent response of charge carriers. In this connection III-Mn-V ferromagnetic semiconductors – and GaMnAs in particular – continue to attract attention. Although there is general consensus that the ferromagnetic coupling between Mn spins in GaMnAs is mediated by holes contributed by Mn ions, the nature of the hole wavefunctions as well as their location (valence band vs. an impurity band located at about 110 meV above the top of the valence band) is one of the most controversial topics in this field. There are many theoretical models discussed in the literature, but as yet there is no conclusive experimental result that can definitively resolve this issue. In order to address this controversy, we studied MCD on a series of Ga$_{1-x}$Mn$_x$As layers grown by MBE, with x ranging from 0.02 to 0.06. As shown by Berciu et al [1], the MCD signal in GaMnAs arises primarily from a difference in the density of spin-up and spin-down states in the valence band valence band brought about by the presence of the Mn impurity band. In particular, MCD spectra, for an as-grown and an annealed sample with x = 0.06, show the same general features as those observed on samples with Mn concentration ~0.01 reported in [1]. Specifically, the signal rises sharply in the vicinity of the energy gap and forms a very broad spectrum with two (as grown) or three (annealed sample) distinct peaks. The peaks correspond to the maximum contribution to the IB from the heavy hole (lower energy peak) and light hole (higher energy peak) bands. In the annealed sample the contribution from the I7 band is also clearly visible. In contrast, the spectra taken on Ga$_{0.98}$Mn$_{0.02}$As samples co-doped with Be reveal that the MCD signal disappears in the vicinity of the energy gap for samples with Be concentration higher than $1 \times 10^{20}$ cm$^{-3}$. In the case of Be-doped samples the Fermi level lies in the valence band, and consequently interband transitions at the band gap disappear. By contrast, the strong MCD signal observed at the band gap in undoped GaMnAs samples indicates a difference in the density of spin-up and spin-down states at the top of the valence band, and consequently points to the fact that the Fermi level must lie in the impurity band. [1] M. Berciu et al., Phys. Rev. Lett. 102, 247202 (2009).

4:10 PM Student

I8, Magneto-Optical Spectroscopy of MOVPE Grown Ferromagnetic Semiconductors: Giti Khodaparast$^1$; Mithun M. Bhowmick$^1$; Matthew Frazier$^1$; Bruce Wessels$^1$; Yasuhiro Matsuda$^2$;  $^1$Virginia Tech; $^2$Northwestern University; $^3$University of Tokyo

The origin of ferromagnetism, which is apparently induced by free holes, has been an open question. Several models have been proposed; however, currently, there is no single theory that can provide an accurate prediction for Te in different III-V DMSs for different carrier density regimes. The case for ferromagnetic semiconductors such as InMnAs, grown by MOVPE, is even more complex. Films with a carrier concentration of 1018 cm$^{-3}$ have Te of 330 K and the Te is nearly independent of carrier concentration. Recently, the magnetoresistance of InMnAs/InAs p-n heterojunctions for magnetic fields of up to 18 T has been measured. At 300 K, giant magnetoresistance effects (2680 %) at 18 T were observed. A crucial factor in the design of any spin-sensitive device, on the basis of ferromagnetic semiconductor structures, is the electron-spin-relaxation time (T1) which must be reasonably long to allow for transport and processing of the spins. Most of the understanding of the spin relaxation in narrow gap (III,In)V ferromagnetic structures has been on the basis of the two color magneto-optical Kerr (MOKE) time-domain spectroscopy. The approach in this work was focused on the time and polarization-resolved differential transmission (PRDT) as well as the MOKE measurements. In the PRDT measurements, optically-injected, spin-polarized electrons were created/probed close to the fundamental gap of the ferromagnetic films, using circularly polarized pulses in the mid-infrared. The optical polarization is decaying exponentially with a decay constant related to the spin lifetime. Our PRDT observation suggested a spin relaxation of ~1 ps at 290 K in an InMnAs film with 4% Mn content, consistent with the MOKE measurements. The Carrier dynamics demonstrated several relaxation regimes, strongly influenced by the initial pumping wavelength. Lowering the samples temperature to 77 K didn’t change the carrier and spin relaxations time significantly. In addition, to understand the nature of the carrier states in the valence band of the ferromagnetic samples, high magnetic field cyclotron resonance (CR) measurements at 290 K and 7 K were performed. CR is a direct and accurate method for determining the effective mass and therefore the energy dispersion of carriers. We compare our results with reported studies in MBE grown InMnAs and InMnSb. Supported by: NSF-DMR-0507866, AFOSR Young Investigator Program 06NEE231, NSF-Career Award DMR-0846834, NSF DMR 0804479.

4:30 PM

I9, Micromagnetic Simulation of Focused Ion Beam Patterned Cobalt-Platinum Multilayers: Xueming Ju$^1$; Stephanie Wartenburg$^1$; Markus Becherer$^2$; Doris Schmitt-Landsiedel$^1$; Paolo Lugli$^3$; Wolfgang Porod$^3$; Gyorgy Csaba$^4$;  $^1$Technical University of Munich; $^2$University of Notre Dame

This work introduces a computational micromagnetic model of Focused Ion Beam (FIB) irradiated Co/Pt multilayers and shows how FIB irradiation can be used to engineer field-coupled devices made from Co/Pt multilayers. Irradiation locally changes the magnetic properties of Co/Pt layer stacks and can be used as a one-step tool for defining magnetic nanostructures. High irradiation dose renders the material non-magnetic or paramagnetic, while a lower dose locally reduces anisotropy, exchange and saturation magnetization. We implemented the model of inhomogenously irradiated Co/Pt nanomagnets in a standard micromagnetic simulation software, OOMMF [1]. Using our simulation tool we show how FIB irradiation enables the definition of nucleation sites on a nanomagnet. This changes the reversal mode of the magnet – FIB-defined dots start switching from the side that received the highest dose [2]. Additionally, irradiation changes the strength of the magnetic dipole coupling between neighboring nanomagnets. For example, a nanomagnet partially irradiated at its left side shows a stronger coupling to its left neighbor than to the right one. We show how partial irradiation can be exploited in the design of field-coupled magnetic computing devices. In magnetic field coupling, information is represented by the magnetic orientation of single-domain nanomagnets and the magnetic signal is propagated and processed by their field-interactions [3]. Operation of the device requires precise control over the magnetic ordering. This is difficult to achieve [4], since field-interactions are reciprocal – the magnets jointly interact with all their neighbors so the direction of signal flow is not defined. Asymmetric irradiation of a nanomagnets can lead to non-reciprocal signal propagation and perfectly controlled, frustration-free ordering. Even large field-coupled structures can be demagnetized (put in their computational ground state) with a homogenous external field. We will show how shift registers and logic gates can be constructed from asymmetrically irradiated dots [1] http://math.nist.gov/oommf/; [2] M. Becherer, J. Kiermaier, G. Csaba, J. Rezgani, C. Yilmaz, P. Osowski, P. Lugli, D. Schmitt-Landsiedel: Characterizing magnetic field-coupled computing devices by the Extraordinary Hall-effect presented at ESSDERC, Athens Sept 14-18 2000; [3] A. Imre, G. Csaba, L. Ji, A. Orlov, G. H. Bernstein, and W. Porod : Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata Science 311 (5758), 205 (2006); [4] M. Becherer, G. Csaba, W. Porod, R. Emling, P. Lugli, D. Schmitt-Landsiedel.: Magnetic Ordering of Focused-Ion-Beam Structured Cobalt-Platinum Dots for Field-Coupled Computing IEEE Transactions on Nanotechnology, vol.7, no.3, pp.316-320, May 2008.

4:50 PM Student

I10, Growth and Characterization of In$_{0.5}$Mn$_{0.5}$Sb Ferromagnetic Semiconductor Alloys Using Metal Organic Vapor Phase Epitaxy (MOVPE): Caitlin Feeser$^1$; John Peters$^1$; Nidhi Parashar$^1$; Bruce Wessels$^1$;  Northwestern University

Dilute (III,Mn)V magnetic semiconductors have attracted interest for their potential applications in semiconductor based spintronic devices. Currently,
a major challenge in developing these materials is attaining a high Curie temperature for room temperature operation. Recent success in synthesizing phase pure ferromagnetic InMnAs (Te of 330 K) and InMnSb (Te of 590 K) films using MOVPE demonstrates that narrow-gap semiconductors are suitable for these devices. In this study, we focus on the Inx-xMnxSb system and the role of Mn concentration in stabilizing the ferromagnetism. The InMnxSb films are deposited on semi-insulating GaAs (100) substrate using atmospheric pressure metalorganic vapor phase epitaxy. Film growth involves trimethyl indium, trimethyl antimony, and bis(methylcyclopentadienyl) manganese precursors in a palladium-purified hydrogen carrier gas. Film growth has been studied between 400 and 440°C with Mn concentration ranging from x=0 to x=0.12, and over a range of III/V ratios. The typical film thickness ranges from 200 - 250 nm. For structural characterization, double crystal x-ray diffractometer (XRD) measurements with Cu-Kα1,2 radiation are used to determine the phase diagram. For x < 0.05 the films are phase pure. For x > 0.05 the films show peaks at the (101) and (102) attributed to MnSb reflections. Mn concentration in the films is determined using the electron dispersive spectroscopy and has been found to increase with increasing growth temperature for a given III/V ratio. Crystallization of antimony to form surface droplets is observed in SEM for low III/V ratios. An increase in the surface roughness is observed with an increase in Mn content and subsequent formation of a second phase. Average root mean square surface roughness was 25 nm for these films. Field and temperature dependent magnetization were measured using a SQUID magnetometer. Irreversibility occurs when a ferromagnetic second phase is present. Both phase pure and two phase films show ferromagnetism with Tc greater than 350 K.

---

**Session J: Thin Film Photovoltaics**

**Wednesday PM**

<table>
<thead>
<tr>
<th>Time</th>
<th>Session</th>
<th>Location</th>
<th>Chair(s)</th>
<th>Institute(s)</th>
</tr>
</thead>
</table>
| 1:30 PM | J1, MBE Growth of Metamorphic InGaP on GaAs and GaP for Wide-Bandgap Photovoltaic Junctions: John Simon; Stephanie Tomasulo; Paul Simmonds; Minjoo Lee; Yale University | University of Notre Dame | Steven Ringel, Ohio State University; Christian Wetzel, Rensselaer Polytechnic Institute |**Technical Program**

**J1, MBE Growth of Metamorphic InGaP on GaAs and GaP for Wide-Bandgap Photovoltaic Junctions:** John Simon; Stephanie Tomasulo; Paul Simmonds; Minjoo Lee; Yale University

Recently, multijunction solar cells have reached efficiencies of 41.1% by combining light absorbing materials with different lattice constants*. To achieve efficiencies above 50%, additional junctions may be needed, requiring the development of a wide bandgap (2-2.2 eV) material to act as the top layer. In this work we demonstrate wide bandgap InGaP grown on GaAs, via solid source molecular beam epitaxy (SSMBE). Unoptimized InGaP, buffers grown on GaAs exhibited asymmetric strain relaxation, along with formation of faceted defects (FDs) -200 nm deep in the [01-1] direction. The density of the FDs was greatly reduced by lowering the grading rate, implying that their formation is related to the strain relaxation process. Strain relaxation increased from ~55% to ~85% for the cap layer by increasing the growth temperature from 580 to 700°C. Surface RMS roughness as low as 2.45 nm across a 30x30μm² area was measured by AFM on buffers graded to x=0.8 while a threading dislocation density (TDD) of 7.5×10⁶cm⁻² was measured by plan-view transmission electron microscopy (PVTEM). Graded buffers with x=0.7 had elevated FD densities that could not be reduced by slower grading. Cross-sectional TEM (XTEM) studies of the graded buffers showed evidence of dislocation pileups between the FDs, as well as formation of micro-cracks along [011] in buffers with x=0.7. Graded GaAsP, buffers on GaP showed symmetric and nearly-complete strain relaxation of the top layers when grown at substrate temperatures of 580°C. Surface RMS roughness of ~3.56 nm across a 15x15μm² area was measured on buffers graded to x=0.7. No FDs or micro-cracks were observed in these buffers. A TDD of 3.2-7.5×10⁶cm⁻² was obtained by PVTEM on GaAsP, InGaP. InGaP layers were subsequently grown at 460°C on GaAsP, buffers on GaP. Intense room temperature photoluminescence at 2.16eV agrees with the composition extracted from x-ray measurements, implying a lack of CuPt ordering. Similar surface morphology and roughness as the underlying buffer were obtained. A smooth, coherent interface between the GaAsP, and InGaP, P was observed by XTEM, with no evidence of phase separation, while selected area diffraction along [011] confirmed the lack of CuPt-B ordering. The low TDD, lack of ordering, and lack of phase separation in these InGaP layers show that they are promising candidates for use as the top junction of a future multijunction cell. *Guter, et al, Appl Phys Lett, 94(22), 223504 (2009).
2:30 PM
J4, Characterization of a p-i-n Photovoltaic Cell Containing InAs/GaAs Quantum Dots: Andrey Semichaevsky1; Harley Johnson1; Simon Huang2; Rachel Goldman2; 1UIUC; 2University of Michigan

Improved external quantum efficiencies (EQE) of quantum dot (QD) intermediate band solar cells (IBSC) have been predicted theoretically1 and the increased photocurrent densities from solar cells with QD superlattices (SL) have also been demonstrated experimentally2,3. Design of QD solar cells requires a thorough understanding of the mechanisms responsible for the absorption of photons below the bulk semiconductor bandgap as well as for the charge carrier dynamics. In the present work, the spectral efficiencies of a p-i-n structure with InAs quantum dots (QD) in an intrinsic GaAs barrier are characterized both theoretically and experimentally for potential applications in photovoltaic solar cells. All structures are grown on Zn-doped p-GaAs (001) substrates by molecular beam epitaxy, using solid Ga, Be, Si, Al, In, and As sources. An initial Be-doped p-GaAs, a GaAs buffer layer, and a GaAs layer are grown, followed by three layers of the InAs/GaAs QD SL (2.6 monolayers of InAs and 5 nm GaAs spacer). For the QD p-i-n structure, the final QD layer is capped with 500 nm semi-insulating GaAs. Layers of n-GaAs, AlxGa1-xAs, and heavily doped n-GaAs are added. For the control p-i-n cell, QD layers are replaced with a 15 nm GaAs layer. A finite-element model of the single-particle Schrödinger-Poisson equations4 in oblate spherical coordinate basis is used to predict the QD SL minibands and absorption spectra. The confinement potentials are found for the hydrostatic lattice mismatch strain5, and the QD dimensions come from AFM and XSTM characterization. Calculated SL absorption spectra are then used in a macroscopic carrier transport model (carrier photogeneration and recombination, drift and diffusion currents, quantum transport in the QD SL) to determine the photocurrent density. The photogeneration and recombination rates in our model are material composition- and spatially dependent. Increased photocurrent density due to the QD SL at wavelengths above the absorption edge of bulk GaAs (870 nm) is observed in both our theoretical and experimental results. Predicted and measured spectral EQEs are in reasonable agreement, although, if quantum transport effects in the QD SL (carrier trapping and Auger recombination in QDs) are not included, predicted photocurrent densities exceed those measured experimentally. The spectral efficiency of the QD solar cell is also found to be strongly affected by QD size and by the quantum mechanical coupling between SL layers. [1] A. Luque and A. Martí, Phys. Rev. Lett. 78, 5014 (1997). [2] A. Luque, A. Martí, C. Stanley, N. Lopez, L. Cuadra, D. Zhou, J. L. Pearson, and A. McKee, J. Appl. Phys. 96, 903 (2004). [3] C. O. McPheeters, C. J. Hill, S. H. Lim, D. Derkacs, D. Z. Ting, and E. T. Yu, Journal of Applied Physics 106, 056101 (2009). [4] J. H. Davies, The Physics of Low-dimensional Semiconductors: an Introduction (Cambridge University Press, 1998), 438 pp.

3:30 PM
J6, ZnO/ZnTeO/ZnTe Heterojunctions for Intermediate State Solar Cells: Weiming Wang1; Jamie Phillips2; 1The University of Michigan

A single junction solar cell with intermediate electronic states can extend the absorption spectrum by a multi-photon process without sacrificing the open-circuit voltage, where conversion efficiency as high as a triple junction cell may be possible [1]. ZnTeO has been used to demonstrate intermediate state/band solar cells using OTe substitutional impurities with resulting intermediate states at approximately 0.4 eV-0.7 eV below the conduction band edge and optical absorption coefficient of approximately 10^4 cm^-1 [2]. Initially, ZnTeO solar cell devices have been implemented in a p-ZnTe/ZnTeO/n-GaAs structure since it is difficult to achieve n-type ZnTe. Extended optical response at longer wavelength and sub-bandgap photocurrent response have demonstrated absorption via the multi-photon process [3]. However, the device performance is severely limited by non-ideal material properties and parasitic device parameters including high dislocation density due to the ZnTe/GaAs lattice mismatch and cross doping at the ZnTe/GaAs II-VI/III-V electrical junction. In this work, n-ZnO is proposed as an alternative heterojunction material for ZnTeO-based solar cells. While ZnO appears to be an attractive candidate due to its potential role as a wide-bandgap window layer with low resistivity and chemical compatibility with ZnTeO, there are challenges associated with the differing crystal structure of ZnO (wurtzite) and ZnTe (zincblend). The growth, structural properties, and electrical characteristics of ZnO/ZnTe heterojunctions will be presented. Improved diode ideality factor is observed for the ZnO/ZnTeO diodes (n<2) in comparison to ZnTe/GaAs (n>3). However, reverse saturation current for these devices remains high, likely due to the differing crystal structures. In order to improve these characteristics, intermediate n-ZnSe (zincblend) buffer layers have been incorporated to reduce leakage current and improve photovoltaic conversion efficiency is 40% under 1 sun and 47% under 1000 suns. It is shown that high quality II-VI materials such as undoped ZnTe and ZnCdTe grown on GaSb substrates can be achieved. Excellent material structural, interfacial, and optical properties are revealed using post-growth characterizations including X-ray diffraction (XRD), transmission electron microscopy (TEM), and photoluminescence (PL). Moreover, we have extensively investigated short-period superlattices (SSLs) of CdSe and CdTe alloys grown using ZnTe buffer layers on GaSb or InAs substrates. High-resolution transmission electron micrographs showed that the CdSe-CdTe SSL had very high quality for approximately 25–50 periods closest to the substrate but that considerable stacking faults and microtwins were visible in layers near the top surface of the sample. In addition, we also successfully fabricated single-junction II-VI semiconductor heterostructure solar cells consisting of n-type CdSe and p-type ZnTe grown on GaSb substrates. The current-voltage measurements reveal expected diode-like rectifying characteristics with considerable photo current and strong photovoltaic effects under light illumination, indicating that the idea of using monolithic integration of lattice-matched II-VI and III-V semiconductors on GaSb is indeed very promising for ultra-high efficiency multijunction solar cells. It is important to note that the interfaces between II-VI and III-V materials have some very interesting properties that are yet not been thoroughly investigated. Since the constituent elements of the II-VI and III-V materials have been proven to be dopants for each other, novel devices such as tunnel junctions could be invented by taking advantage of well-controlled interdiffusion of different elements across the interfaces to create heavily doped regions near the interface. Moreover, the type-II band edge alignment between certain II-VI and III-V materials may further help to improve the performance of tunnel junctions. This paper reports our recent study of a set of carefully designed ZnTe/GaSb samples with various interface growth conditions and the re-growth of GaSb epilayers on ZnTe buffer layers. A typical sample structure of the latter consists of a 300 nm GaSb grown on ZnTe buffer layer with various thicknesses. The impact of ZnTe buffer layer thickness on the morphological and structural properties of the top GaSb epilayers has been investigated. Two-dimensional growth of GaSb epilayers is quickly obtained after the deposition of 1-2 nm GaSb on Zn-terminated surface. XRD and HRTEM measurements of these samples will be reported at the conference.

3:50 PM Student

J7. Copper Zinc Tin Sulphide Solar Cell Development by RF Sputtering from Binary Targets: Jeffrey Johnson; Ashita Bhatia; Haritha Nukula; Win Maw Hlaing Oo; Liz Lund; Mike Scarpulla; Loren Reith; University of Utah

Here we report on our research on the deposition an characterization of Cu2ZnSnS4 (CZTS) thin films by RF sputtering from a single CZTS target and by co-sputtering from multiple binary targets on Mo-coated glass. Grain size versus substrate temperature was evaluated by XRD, EBSD and AFM. Attempts to detect and identify defect levels via electrical impedance measurements and photoacoustic measurements will be discussed as well as optical transmission, resistivity and Hall effect and photoconductivity. To evaluate the electrical characteristics using the full cell full cell stack molybdenum back contact, CZTS absorber layer, CdS/ZnS window layer and ZnO:Al buffer layer to measure IV curves from various light and dark condition.

4:10 PM Student

Chemical Vapor Deposition of CsSnI3 Thin Films for Photovoltaic Applications. Nicholas LiCausi; Sunil Rao; Ishwara Bhat; Jim Wang; Nemanja Vockic; Matt Pfenniger; John Kenney; Zhao Chen; Kai Shum; Rensselaer Polytechnic Institute; OmniPV Inc.; The City University of New York

In order to lower cost of solar cells, there is a push to make high-efficient thin film solar cells which are grown on non-crystalline substrates such as glass. However, films grown on glass are typically polycrystalline or amorphous and usually have low efficiency due to defects, grain-boundaries, etc. Another alternative method to reduce cost is to use a thin film that can absorb the solar radiation broadly and reemit the energy at a narrow wavelength band alternative method to reduce cost is to use a thin film that can absorb the solar radiation broadly and reemit the energy at a narrow wavelength band.

4:30 PM Student

J9, Exploring More Effective Catalysts for Metal-Induced Growth of Thin Film Si: Peter Mersch; Wayne Anderson; University at Buffalo

Thin film microcrystalline Si (µc-Si) is an attractive material due to improved optical absorption compared to single crystal Si, as well as, increased mobility when compared to amorphous Si (a-Si). Producing high quality µc-Si at an affordable price is a particular challenge. Metal-induced growth (MIG) is a method of producing thin film µc-Si at temperatures of 625 °C and below. Similar to metal-induced crystallization, MIG has the advantage of deposing and crystallizing Si in a single step, while simultaneously forming an ohmic back contact. While MIG with a Ni catalyst has typically yielded good results, the process does not occur below 575 °C. Al and Cu offer significantly reduced crystallization temperatures, and consequently, lower cost. The mechanism by which crystallization occurs differs depending on the metal properties. Metals like Ni and Cu initially form a silicide compound. With Ni, this silicide precipitates through the Si and crystallizes it by the diffusion of Ni and Si atoms. Since Cu forms a metal-rich silicide, this compound does not precipitate and instead provides enough latent heat to activate the phase transition to crystallized Si. Al does not form a silicide. Instead, Si atoms diffuse into the metal and form nucleation sites where Si grains will grow that eventually come into contact with each other and form a continuous film. The MIG process began with thermal evaporation of the metal film. This was then coated with Co to modulate the Si grain growth and improve film quality. When Si was subsequently sputtered at an elevated temperature, the metal film acted as a catalyst to crystallize the Si and form a continuous µc-Si film. After deposition, films were annealed at 700 °C for 2 hr in forming gas. The appearance of distinct facets along the surface of the film indicated strong crystallization throughout the film. A strong presence of metal near the surface of films using Al compared to films using Ni and Cu signifies metal contamination throughout the film. While x-ray diffraction demonstrated strong Si peaks with each metal, the film using Al obtained extraneous peaks not indicative of µc-Si. Application of these films was explored by fabricating Schottky photodiodes, which were measured under dark and one-sun illumination conditions. Linearity in the log-log plot of dark forward bias indicated space charge limited conduction in films using Al likely due to considerable metal contamination. This trend also applied to the photo-response, where the fill factor greatly suffered. Films using Cu obtained performance closer to those with Ni. While Al is capable of reducing the crystallization temperature the most, its properties may not make it suitable for MIG. With optimized thickness, Cu may serve to realize a lower cost MIG process, while maintaining film quality.

4:50 PM Student

J10, Enhanced Light Absorption in Thin-Film Silicon Solar Cells by Scattering from Sub-Surface Dielectric Nanoparticles: James Nagel; Michael Scarpulla; University of Utah

Thin-film silicon solar cell technology has been receiving a great deal of attention in recent years as an avenue for reducing the bulk material costs of photovoltaic devices. In particular, silicon is especially promising due to the well-established infrastructure for its production, as well as its natural abundance and non-toxicity. Unfortunately, silicon also suffers from long absorption lengths towards the red end of the visible spectrum, thereby severely limiting efficiency as the cell thickness is reduced. One common solution to this problem is to scatter light into lateral directions within the cell [1], thereby forcing light to propagate through more material over the same given depth. Unfortunately, such approaches have typically required feature sizes on the order of several microns, which is unsuitable when the cell itself is only 1-10 um in depth. Another method that has received significant attention in recent years has focused on light-scattering from surface plasmons on noble-metal nanoparticles placed over the cell [2, 3, 4]. This method works primarily by the same principle of light-trapping via lateral scattering within the cell, and does so with particles less than 100 nm in size. However, plasmonic enhancement has yet to be demonstrated in the presence of an anti-reflective coating (ARC), which is an essential component for capturing light within a solar cell. To take advantage of both the light collection from an ARC and the path-length enhancement from lateral scattering, we propose that nano-sized scatterers be
placed directly within the bulk material of the cell itself. As a demonstration of this concept, we used numerical computations from a finite-difference time-domain (FDTD) algorithm to simulate a 1.0 \( \mu \text{m} \) crystalline silicon (c-Si) solar cell with a 75 nm ARC composed of Si3N4. We then inserted nano-sized particles of SiO2 directly within the active layer of the cell to scatter light after passing through the ARC. We present the results of several simple geometries, including the full absorption function across the entire visible spectrum for each case. Our results indicate total absorbed power gains on the order of 5-10\% when averaged across the visible spectrum, with most of the gain falling above 400 nm in wavelength. Around narrow bandwidths, some geometries can even surpass 70\% in total absorbed power. We also explore the use of Au nanospheres as plasmonic scatterers in the presence of an ARC, with results that are inferior to the use of sub-surface dielectrics.

### Session K: III-Nitride Nanowires

**Wednesday PM**

**Location:** University of Notre Dame

**Session Chairs:** Aric Sanders, NIST; Debdeep Jena, Univ of Notre Dame

#### 1:30 PM

**K1. Molecular Beam Epitaxy of Catalyst-Free InGaN/GaN Nanowires on (001) Silicon and Nanowire Light Emitting Diodes:** Wei Guo1; Meng Zhang1; Pallab Bhattcharyya1; University of Michigan

There is a need to develop reliable white light emitting diodes (LEDs) as energy efficient light sources for the next generation. (In)GaN materials have attracted a great deal of attention due to their wide bandgap ranging from 0.7 to 6eV (ultra-violet). (In)GaN nanowires can be grown with reduced defect density on silicon substrates since the large surface-to-volume ratio helps to accommodate the mismatch strain. We have investigated molecular beam epitaxial growth of catalyst-free (In)GaN nanowires directly on (001) silicon substrates, doping in the nanowires, and the characteristics of LEDs made with the nanostructures. Catalyst-free nanowires were grown on silicon substrates by plasma-assisted MBE using a radio frequency plasma source to activate the nitrogen. Unlike conventional III-nitride nanostructure growth, a few monolayer of gallium were first deposited at 800°C onto the substrate in the absence of N2 plasma. In order to study the nanowire growth mechanism, silicon substrates with different orientations, (100) and (111), were employed. The InGaN and GaN nanowires were grown under highly N-rich conditions. To achieve different emission wavelengths, InGaN nanowires with varied indium compositions were synthesized at 550°C. In addition, the indium composition was changed both gradually and abruptly along the nanowires during the growth to obtain broad and “white” emission. Structural characteristics of the nanowires grown on Si were studied using STEM. High density (~ 10⁹(11)cm⁻²) nanowires were grown with diameters ranging from 10 to 50nm. HR-TEM image shows InGaN nanowires free of dislocations on (001) silicon. A lattice constant of 5.4 Å, which corresponds to 25\% indium composition in the alloy, was derived from the SAD pattern. A cross-sectional TEM study of the GaN nanowires grown on silicon (100) and (111) substrates shows that in both cases growth proceeds along the [100] axis. Room temperature PL spectra ranging from ultraviolet to red were obtained from nanowires with different indium compositions. Broad emission with 140nm FWHM was recorded from InGaN/GaN nanowires with gradually changed indium composition during epitaxy. Such emission is representative of “warm” white light. LEDs heterostructure consisting of p-type GaN, undoped InGaN with varied indium compositions and n-type GaN were grown on n-type (100) silicon substrate. After planarization and formation of p- and n-ohmic contacts, the I-V characteristics were measured. A series resistance of 50 O is derived from these characteristics. White light was emitted by the nanowire LED at room temperature at a forward bias current of 100 mA. These characteristics of the nanowires and LEDs will be presented.

#### 1:50 PM

**K2. Photoluminescence of Bandgap-Graded InGaN Wires Grown by Molecular Beam Epitaxy:** Vladimir Protasenko1; Kevin Goodman1; Thomas Kosel1; Huili Grace1; Debdeep Jena1; University of Notre Dame

Due to exceptional chemical stability and excellent mechanical, thermal, and electro-optical properties, the InGaN ternary alloy is a material of a choice for light emitting diodes (LEDs) and lasers operating in UV or near-UV spectral range. The usefulness of the material also stems from bandgap tunability; energy bandgap can be adjusted over broad range by proper choice of In concentration. For strained InGaN thin films grown on GaN, as the In concentration increases above ~10\%, formation of structural defects and compositional disorder have been observed by high resolution TEM and atomic force microscopies, and by X-ray diffraction. On the other hand, for GaN semiconductor, it has been already demonstrated that shift from planar two-dimensional (2D) geometry of films to one-dimensional (1D) wires substantially suppresses the density of defects. So far, our attempts in growing ternary InGaN wires by MBE with ~20\% In composition (suggested emission peak ~530 nm) uniformly distributed along the growth axis yield unexpected results. While the SEM micro-photographs unambiguously demonstrate successful non-catalytical growth of wires, low temperature photoluminescence (PL) studies, performed on wire ensembles, revealed broad emission spectra covering 360-700 nm range. In contrast, photoluminescence of a ~200 nm thick InGaN thin film with ~20\% In content is well centered around 530 nm. At room temperature, a broad emission of wires collapses into 500-550 nm spectral range. To pinpoint the origin of a broad photoluminescence of wire ensembles, single wire PL and energy dispersive X-ray (EDX) measurements have been carried out. In PL experiments, substantial variations of the InGaN emission spectra of individual wires have been observed. While some wires show exhibit strong single peak emission, weaker and multiple peak emission of another wires indicates the essential intra-wire fluctuations of the In composition. On a separate set of single wires, EDX revealed gradual changes of In composition along the growth axis with the maximum concentration peaked near the wire tip. The EDX data in conjunction with scanning transmission electron microscopy and atomic force microscopy allowed us to estimate low temperature emission quantum yield of single wires. The estimates resulted in QY >10\% and indicated that the surface of InGaN wires does not terribly quench the emission. The room temperature QY is about 10 times less than that measured at 4K. Currently, the development of a growth model for graded InGaN wires is in the progress, but, nevertheless, our data distinctly demonstrate the successful synthesis of compositionally graded InGaN wires using plasma assisted MBE. These defect-free wires offer not only a potential solution for a material suitable for the green emission but have potential applicability to broadband emission devices possibly as integrated phosphors.

**K3. Growth of Dislocation-Free and High-Indium-Content InGaN/ GaN Coaxial Nanowires:** Qiming Li1; George Wang1; Sandia National Laboratories

High indium incorporation in InGaN is highly desirable for realizing high performance green and red III-nitride based light-emitting diodes. However, the large lattice mismatch between InGaN and GaN results in a high compressive strain energy density in InGaN, which leads to limited indium incorporation and high threading dislocation densities. In this work, we demonstrate the growth of dislocation-free InGaN layers on the sidewalls of GaN nanowires grown via Ni-catalyzed metal organic chemical vapor deposition (MOCVD). Indium incorporations as high as 40-60\% in the shell layers were reached, as confirmed by scanning transmission electron microscopy (STEM), energy dispersive x-ray spectroscopy, and spatially resolved cathodoluminescence microscopy. In order to better understand the results, the strain energy density distribution in an InGaN/GaN coaxial nanowire was calculated using finite element analysis. The indium distribution in the InGaN shell layer was found to be influenced by the strain energy density distribution. The observed high indium incorporation and lack of dislocations in the InGaN shell growth is attributed to the unique strain relaxation of the InGaN/GaN coaxial nanowires. Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the

2:30 PM

K4. Threshold Studies of Optically Pumped GaN Nanowire Lasers: John Schlager1; Alexana Roshko1; Aric Sanders3; Kris Bertain3; Norman Sanford3; 1NIST

GaN nanowires grown by plasma-assisted molecular beam epitaxy (PAMBE) have shown to be made up of defect-free, c-axis-oriented, wurtzite material exhibiting hexagonal cross sections, narrow x-ray signatures, bright photoluminescence (PL), and long (~2ns) PL lifetimes. In addition, time-resolved photoluminescence (TRPL) measurements yield room-temperature surface recombination velocity (SRV) values of ~1x10^5 cm/s for both doped and undoped nanowires without any special surface treatments. These relatively low SRV values were obtained under strong excitation conditions similar to those present during nanowire laser operation. Low SRV values indicate that efficient nanowire laser operation, where radiative recombination is the preferred route for photo- or electrically generated carriers, may be possible. In this work, the lasing thresholds of twenty-one optically pumped GaN nanowires grown by PAMBE and dispersed onto fused silica were measured. The excitation source was a frequency-quadrupled, Q-switched Nd:YVO4 laser (266nm, 15kHz repetition rate, 8ns pulse duration, 8.5mW average power). Peak power intensities at the sample were kept below 10MW/cm^2 to avoid nanowire and substrate damage. The lowest lasing threshold was obtained in a wire with no measurable taper over 20 transverse modes. The lasing thresholds were not strong functions of nanowire diameter, but depended more on wire morphology and wire-end quality. The threshold peak intensities varied from 203kW/cm^2 up to 3.26MW/cm^2. The lowest lasing threshold was obtained in a wire with no measurable taper and flat and perpendicular end facets. With increasing pump power, the wires first emitted photoluminescence (PL) at a wavelength of ~364nm (3.41eV), near the room-temperature bandgap of GaN. With higher pump powers, peak luminescence shifted to the red until narrow emission lines appeared around 371nm. The peak intensities of these lines, unlike the PL at 364nm, then increased superlinearly with pump power. The lasing spectra typically exhibited multiple lines corresponding to the oscillation of multiple axial modes. The axial mode separations ranged from 0.55nm to 1.2nm and were related to the roundtrip optical path lengths of these highly dispersive nanowire laser cavities. The discrepancy between the observed axial mode spacing and that calculated with an isotropic index indicates that the crystalline or birefringent nature of GaN is important to lasing behavior. Nanowires with good morphology (low taper) and flat ends are essential for low-threshold laser operation.

2:50 PM

K5. GaN Nanowire MOSFETs with Fully Conformal Cylindrical Gates: Paul Blanchard3; Kris Bertain3; Todd Harvey1; Aric Sanders3; Norman Sanford3; Steven George3; Alexana Roshko1; John Kim1; Eric Stach1; 1Purdue University

Crucial to nanotechnology is the creation of nanoscale building blocks of various sizes and shapes. Nanostructures of wide band-gap gallium nitride and zinc oxide are of particular interest because of their applications in short-wavelength optoelectronic devices and high-power/high-temperature electronics. Here, we present in-situ microscopy studies of formation mechanisms and kinetics of negative nanowires (analogous to hollow nanopipes) in the temperature regime where GaN and ZnO are spontaneously decomposed. By heating the GaN layers above 925 °C, nitrogen desorption first becomes visible at the thinnest edges of the sample. Concomitant with this is the preferential dissociation of GaN along the [10-10] prism planes, resulting in the formation of hexagonal vertical negative nanowires in [0001] with a slight tapering. We also find that liquid Ga droplets formed by this decomposition accumulate at the edge of the faceted wires with no need for the addition of a liquid-forming metal layer. These droplets subsequently lead to the creation of lateral negative nanowires growing in the close-packed <10-10> by the solid-liquid-vapor (SLV) mechanism and the resulting structures are often kinked. Our quantitative measurements show that the growth rates of the laterally grown negative nanowires are independent of the wire diameter, indicating that the rate-limiting step is decomposition of GaN on the gallium droplet’s surface. We compare the above with evaporation of defect free ZnO layers at the annealing temperatures at 500 ~ 900 °C. Similar to GaN, we find the development of vertical negative nanowires, but no lateral negative nanowire formation, which could be related to the absence of a liquid-forming catalyst during evaporation. Similar annealing experiments were conducted by adding an evaporated Au layer on the ZnO film. Up to 900 °C, the Au drops remain solid and promote the selective evaporation of ZnO, creating vertical negative nanowires via the solid-solid-vapor (SSV) mechanism. Interestingly, the coarsening of the Au catalytic drops is found to be negligible up to 800 °C. These nanoscale features offer promise as controllable templates and patterns for the creation and integration of a broad range of nanoscale materials systems, with such potential applications as solar cells, LEDs, and FETs.
Technical Program

3:50 PM Student
K7, Self-Assembled GaN/AIN Nanowire Superlattices on Si toward Non-Polar Intersubband Photonics: Santino Carnevale; J Yang; P Phillips; M Mills; R Myers; 1Ohio State University

We examine coaxial growth of m-plane AlN/GaN superlattices (SLs) formed on self-assembled nanowires (NWs). Vertically aligned, c-plane oriented NW structures are grown on ecomaniscal Si (111) by plasma-assisted molecular beam epitaxy. Previous reports indicate that these NWs are nearly defect free since threading dislocations terminate at the wire’s base. Here we describe studies on the coaxial growth of SLs on the m-plane NW side walls. M-plane growth avoids band bending due to polarization charge, while the radial confinement allows for intersubband transitions normal to the Si substrates. Strain accommodation in the NWs allows for the formation of heterostructures with large conduction band offsets without adding dislocations that occur in planar films. Samples are grown in the N-rich regime at temperatures ranging from 700 to 800 °C at various combinations of III/V ratio and substrate temperatures to map out the growth phase diagram. Previous NW work has examined monotonic effects of group-III-flux, active nitrogen and substrate temperature on NW growth, but are not yet mapped into a growth phase diagram. We map out the NW density and radius dependence on calibrated III/V ratio and substrate temperature. This reveals systematic variations in NW density and growth rates, as well as the boundaries between 3D NW growth and 2D planar growth of GaN in the heavily N-rich regime. Using this information, NW density is controllable over two orders of magnitude. NW SLs are formed by first nucleating GaN NWs of a desired density and size and then alternately depositing GaN and AIN. Radial and horizontal growth rates calculated from SEM and z-contrast TEM measurements are used to design NW SLs for near-infrared intersubband transitions. Preliminary optical absorption and emission measurements of NW ensembles are presented.

4:10 PM
K8, HVPE Homoepitaxy of p-type GaN on n-Type Catalyst Free GaN Nanowires: Aric Sanders; Norman Sanford; Paul Blanchard; Kris Bertness; John Schlager; Andrew Herrero; Christopher Dodson; Albert Davydov; Denis Tsvelev; Abhishek Motayed; 1National Institute of Standards and Technology (NIST)

Hydride Vapor Phase Epitaxy (HVPE) is a well established growth technique for the deposition of high free hole concentration p-type gallium nitride. It, like other gallium nitride growth techniques, suffers from the lack of high quality lattice matched substrates. We present the growth of p-type HVPE GaN using catalyst free GaN nitride nanowires as a lattice matched substrate. The nanowires were grown using plasma assisted molecular beam epitaxy (PAMBE), which has been shown to produce GaN of excellent quality on Si(111) substrates[1]. After wire growth, the n-type, silicon doped nanowires were used as a growth scaffold for p-type magnesium doped gallium nitride grown using HVPE. For small thicknesses of HVPE growth the resultant n-p material takes the form of core-shell nanowires. Scanning electron micrographs show distinctive dopant contrast between the p-type material and the n-type nanowires[2]. This contrast shows that the n-doped nanowire cores retain their hexagonal profile during the HVPE growth process. In addition, X-ray diffraction under three symmetric and three asymmetric conditions reveal that the a and c lattice parameters of the nanowires remain unchanged after the HVPE deposition. The lattice parameters for three nanowire growths are found to be after HVPE growth fell between 5.18432 nm and .518536 nm for the c parameter and .31888 nm and .31910 nm for the a parameter. This is in agreement with other reported values for strain free GaN[3,4]. Photoluminescence at 4K for before HVPE grow shows near band emission at 3.472eV with clear phonon replica and no observable sub bandgap features. After HVPE growth of p-type material, photoluminescence reveals the appearance of energy features at 2.83.30eV and 3.3eV that are associated with Mg incorporation in gallium nitride[5]. The spatially resolved morphology emission properties of the nanowires using electron microscopy will also be discussed. Finally, several electrical measurements determining material conductivity and carrier polarity will be presented. 1. K. Bertness et al., Catalyst-free growth of GaN nanowires. Journal of Electronic Materials (2006), 35, (4), 576-580. 2. M. El-Gomati et al., Why is it possible to detect doped regions of semiconductors


4:30 PM
K9, Homoeptaxial Nucleation of GaN Nanowires in Grooves: Alexana Roskko; Kris Bertness; Todd Harvey; Aric Sanders; Matthew Bruner; Devin Rourke; 1NIST

In an effort to elucidate their nucleation mechanism, GaN nanowires were grown homoeptaxially by plasma-assisted molecular beam epitaxy on grooved substrates. The GaN templates consisted of 10 µm thick GaN (0001) films on AlO3 substrates, with mechanically scribed grooves along the [11-20] and [1-100] directions and at 45° between these directions. It was found that the nanowires nucleated only in grooves on the GaN templates, not on the smooth (0001) surfaces. Based on the six sided nature of the nanowires it is concluded that they have a [0001] growth axis, as do GaN nanowires grown on Si (111) and on AlO3 (0001) substrates with AlN buffers. Also, analogous to many heteroepitaxial GaN nanowire growths, a matrix layer was formed across the entire substrate. This matrix was comprised of dense hexagonal pits which were quite uniform on the smooth substrate surface but had steeper side walls and were less regular in the substrate grooves. Unlike growths on Si (111) and AlO3 (0001), where the majority of nanowires grow perpendicular to the substrate surface, the homoeptaxial nanowires grew at a wide range of orientations relative to the substrate normal. In addition the nanowires grew with a wide range of diameters (30 to 1000 nm), probably due at least in part to nanowire coalescence. In spite of their substantial variations in growth orientation and diameter, the nanowires have similar heights. The nanowire growth in the mechanically scribed grooves varied substantially from one groove to another and also frequently within a groove as well. These variations included: grooves completely filled with wires, grooves with almost no wires, grooves with both regions of wires and regions with no wires, and grooves in which the “rows” of wires. Interestingly the average nanowire diameter frequently differed from one “row” of wires to another along the same groove, indicating that the nanowire nucleation process was influenced by surface orientation or extent of damage/strain introduced by scribing. Growth of nanowires on substrates with etched grooves will also be discussed. 1. M. Yoshizawa, et al. Jpn. J. Appl. Phys. 36 L459 (1997). 2. E. Calleja, et al. Phys. Rev. B 62, 16826 (2000). 3. A. Trampert, et al. p. 167 in Proc. 13th Int. Conf. on Microscopy of Semicond. Matls, edited by A. G. Cullis and P.A. Midgley, IOP Conf. Ser. No. 180 (2003).

4:50 PM
K10, Growth and Lift-off of High-Quality GaN Thin Films Using Self-Assembled Silica Microsphere Monolayers: Qiming Li; George Wang; 1Sandia National Laboratories

We demonstrate that self-assembled monolayers of silica microspheres can be used as inexpensive, selective growth masks for both significant threading dislocation density reduction and laser-free lift-off of GaN epilayers and devices. Silica microspheres self-assemble into a close-packed monolayer on the surface of an initial GaN epilayer on sapphire using a Langmuir-Blodgett method. In a subsequent GaN regrowth, the silica microspheres effectively terminate the propagation of threading dislocations. As a result, the threading dislocation density, measured by large area AFM and CL scans, is reduced from 3.3×109 cm-2 to 4.0×107 cm-2. This nearly two orders of magnitude reduction is attributed to a dislocation blocking and bending by the unique interface between GaN and silica microspheres. The sequential wet etching of the samples in HF solution removes the silica microspheres sandwiched between the GaN epilayers and the growth template. Further wet etching of the samples in KOH solution successfully detaches the GaN epilayers from the growth templates. Micro-channels are created on the GaN epilayers by plasma etching in order to facilitate the uniformity of the wet etches. This laser-free lift-off technique may be potentially applied to lift-off GaN homoepitaxial thin film device from GaN bulk substrates. Sandia is a multiprogram laboratory operated by Sandia

WEDNESDAY PM
Corporation, a Lockheed Martin Company, for the United States Department of Energy under contract DE-AC04-94AL85000.

Session L: III-N HEMTs I

Wednesday PM
June 23, 2010
Room: 155
Location: University of Notre Dame

Session Chairs: Siddharth Rajan, The Ohio State University; Debdeep Jena, University of Notre Dame

1:30 PM
L1, Formation of Structural Defects in AlGaN/GaN High Electron Mobility Transistors under Electrical Stress: Prashanth Makaram; Jungwoo Joh; Carl Thompson; Jesus Del Alamo; Tomas Palacios; Massachusetts Institute of Technology

Gallium nitride (GaN) based devices are of interest for a variety of radar and communication applications due to their ability to operate at high-power and high frequency. We have previously carried out extensive electrical reliability characterization of AlGaN/GaN high electron mobility transistors (HEMTs) and found that degradation is driven by electric field. High-voltage stress results in an increase in off-state gate current, Igoff and drain resistance, Rd, along with a decrease in maximum drain current, Idmax. Transmission electron microscope (TEM) cross sectional image has shown that electrical degradation is closely related to structural damage in the GaN cap and AlGaN barrier layers. Although the TEM analysis shows a detailed cross section of the defect area, it is an extremely localized technique. In order to better understand the structural degradation of AlGaN/GaN HEMTs under electrical stress, a planar view of defect formation is required. In this work, we study plane view structural degradation of AlGaN/GaN HEMTs after electrical stress by removing the SIN passivation layer and all the metals from the sample. We then use atomic force microscope (AFM) and scanning electron microscope (SEM) to image the semiconductor surface. In a series of OFF state (low ID, high VDS) experiments, identical devices were step-stressed up to various VDG’s from 15 to 57 V at 150 C of base plate temperature. The critical voltage Vcrit for which a sharp increase of gate current occurs [2] was determined to be around 20 V for this condition. For Vstress>Vcrit, significant permanent decrease in IDmax of up to 10% as well as a large increase in current collapse took place. While the surface of a non-stressed device was found to be smooth after gate removal, AFM images of stressed devices revealed that a line-shaped indentation developed along the gate edge on the drain side for all stressed devices. For devices stressed at high voltage, the same feature, but more shallow, was found on the source side as well. In addition, beyond the critical voltage we observed nanopipe or pit formation at the drain side edge of the gate. These pits grow in density and size along the gate as the stress voltage increases. In order to understand time evolution of these crystallographic defects, we have also performed OFF-state stress tests at VDG=50 V. Two devices were stressed for 10 and 1000 minutes, respectively. We observe that as the device is stressed for longer times, the pits grow and merge to form a continuous defective region along the gate finger. This represents the first planar view of structural defects in electrically stressed GaN HEMTs. The methodology described here will enable better understanding of the evolution of defect formation under various electrical stress conditions.

1:50 PM Student
L2, Electrical Properties of GaN/AlN/GaN Heterostructures: Presence of 2DHG: Satyaki Ganguly; Debdeep Jena; University of Notre Dame

Large band offsets coupled with the highest possible spontaneous and strain induced polarization fields in AlN/GaN heterostructures have led to the formation of two-dimensional electron gas (2DEGs) with densities in excess of $1 \times 10^{12}$ cm$^{-2}$. However, it is necessary to grow a thin epitaxial cap layer of GaN on top of the AlN/GaN heterostructure in many device applications. In this work we study the total charge density and mobility of the resulting conducting channels with respect to the GaN cap thicknesses. For this study the MBE growths were performed under metal rich conditions. A series of samples with a thin 1.5nm AlN nucleation layer (to eliminate the buffer leakage), followed by 235nm UID GaN, 3.5nm AlN barrier and GaN cap thicknesses ranging from 0nm to 40nm were grown. 'In' contacts in the van-der Pauw geometry were made for Hall Effect measurements. With the increase of the GaN cap layer thickness, the measured carrier density increased from $1 \times 10^{12}$ cm$^{-2}$ (no GaN cap) to $\\sim 5 \times 10^{12}$ cm$^{-2}$ (40nm GaN cap) at RT. The trend obtained here is contradictory to an earlier report. The carrier mobility measured in this work shows a slight increase at the beginning (1000 cm$^2$/Vs for no GaN cap to 1100 cm$^2$/Vs for 4nm GaN cap) and then decreases steadily from 1100 cm$^2$/Vs (4nm GaN cap) to ~529 cm$^2$/Vs (40nm GaN cap) at RT. The trend as obtained from the experimental data is well explained by considering the formation of two-dimensional hole gas (2DHG) at the GaN/AlN interface near the surface. With the increase of GaN cap layer thickness, the valance band edge in the GaN cap layer starts approaching the Fermi level, resulting in the formation of a 2DHG. A simple analytical model considering the formation of both 2DEG and 2DHG (which was overlooked in earlier report) reveals the decreasing and increasing trend of 2DEG and 2DHG respectively with the increase of GaN cap thickness. The total carrier density and total mobility formulated from the two carrier Hall model, is given as $n = (n_p + p_p)/(p_p-n_p)$; $\mu = \mu_p + \mu_n$; Assuming $\mu_p = 1000$ cm$^2$/Vs (which is quite reasonable as evident from the experimental data), $\mu_n = 400$ cm$^2$/Vs (to fit the experimental data) and calculating n and p from the analytical model, the total carrier charge density and mobility with varying GaN cap thicknesses are determined. It has been found that the experimentally obtained and the analytically calculated total carrier charge density and mobility are in reasonable agreement. The simultaneous presence of 2DEG and 2DHG in this structure opens the possibility of various novel applications such as GaN based natural super junctions for high voltage switching.

2:10 PM Student
L3, Study of Cause of Gm-Collapse for Higher Gate Voltages in N-Polar GaN HEMTs with Scaled GaN Channels: Nidhi Nidhi; Olivier Bierwagen; Sansaptak Dasgupta; David Brown; Stacia Keller; James Speck; Umesh Mishra; University of California Santa Barbara

N-polar GaN/AlGaN HEMTs have been of interest to the nitrides community recently due to their several advantages over Ga-polar GaN-based HEMTs such as lower contact resistance, better electron confinement and enhancement mode operation. Currently, N-polar GaN HEMTs are being scaled to achieve X and Ka band performances. Scaling in N-face HEMTs, however involves scaling of GaN channel along with gate-length, in comparison to Ga-face where the barrier material is scaled instead of the channel. Scaled self-aligned HEMTs on N-face with regrown access regions reported by Nidhi et. al. at IEDM 2009 demonstrated significant reduction in access resistance. However, even though gm remained flat for large values of current due to no source choke in a self-aligned structure, it was observed that gm fell rapidly with higher gate biases even before the gate was forward biased. In this paper, this anomalous gm-collapse for higher gate voltages has been studied by using low temperature Hall and gated TLM measurements. It has been proposed that as the GaN channel thickness is scaled, application of higher gate biases shifts the centroid of the 2-dimensional electron-gas towards the GaN/SiNx-insulator interface, thereby causing mobility degradation which then causes the transconductance to collapse. It is proposed that the insertion of AlN interlayer above the GaN channel could help prevent the penetration of electron wavefunction into the SiNx due to the barrier created by the band-edge discontinuity and reverse polarization fields, and hence reduce the interface roughness and remote impurity scattering from the SiNx interface.

2:30 PM Student
L4, Polarization-Engineered Low-Leakage Buffers for Nitride HEMTs Grown by MBE: Yu Cao; Guowang Li; Ronghua Wang; Chuanxin Lian; Tom Zimmermann; Grace Xing; Debdeep Jena; University of Notre Dame

Buffer leakage is a vexing problem in the development of nitride HEMTs. It degrades the on/off ratio in digital devices, decreases the device speed in high-speed analog applications, and compromises the breakdown property in high-voltage switching applications. This problem exists in HEMTs grown on both
semi-insulating (SI) SiC and GaN substrates/templates. On Si GaN templates, high-quality Al(Ga)N/GaN heterojunctions can be achieved using just a few hundred nm GaN buffer layer, which greatly reduces required epitaxial resources and time. Recently, we reported a dopant-free approach by engineering the polarization effect. Insertion of an ultrathin AlN nucleation layer (NL) greatly reduces the buffer leakage, and leads to a much steeper subthreshold slope of HEMT devices and the on/off ratio increased from 10^2 to 10^6. Motivated by this prior result, we have performed a systematic study of the buffer leakage dependence on the AlN nucleation layer thickness, and growth conditions. Two series of AlGaN/GaN HEMTs were grown by MBE to investigate the buffer leakage as a function of the metal fluxes and the b)NL thickness in MBE growth. In the first series (a), the AlN NL thickness was fixed at 1.5 nm, while the Al flux F(Al) for this NL was varied from ~4.0e-8 to ~1.7e-7 Torr. The NL grown in Al metal-rich regime results in high buffer leakage. The NL grown in the intermediate regime shows good buffer insulation at low bias, but breaks down rapidly at high bias. The N-rich growth condition is found to result in the most insulating buffer, where the leakage current density is less than 10 nA/mm at 10 V DC bias. The nitrogen-rich grown AlN NL prohibits the diffusion of the n-type impurities like silicon and oxygen from the substrate into the GaN buffer. Meanwhile, a natural AlN back barrier is formed, which provides better 2DEG confinement and prevents electrons flowing to the regrowth region under bias. The second series (b) were grown with NL thicknesses 1.5 nm, 3.0 nm, 4.5 nm and 9.0 nm. The buffer leakage mapping across a 1x1 cm sample with a 1.5 nm AlN NL shows leakage less than 5 nA/mm in all dies except the one. In samples with thicker AlN NLs, the leakage current has large spans, sometimes varying from nA/mm to mA/mm. It is clear that thick AlN NLs are not suitable for HEMTs. We conclude that the nucleation layer needs to be well designed to avoid forming new conducting paths in the buffer layer. A 1.5 nm AlN nucleation layer grown in the N-rich regime with Al flux of ~4.1e-8 Torr achieves highly insulating buffer with a high degree of uniformity. This result presents an attractive route towards GaN-based digital and high voltage devices in the future.

2:50 PM Student Lecture
L5. The Influence of High-k Gate Dielectrics on Deep Traps in AlGaN/GaN High Electron Mobility Transistors Measured by Deep Level Spectroscopy Methods: Qinlin Gu1; Aaron Arehart1; Andrew Malonis1; Omair Saadat2; Tomas Palacios3; Steven Ringel1; The Ohio State University; Massachusetts Institute of Technology

Surface passivation by dielectric layers has been extensively used to address reliability issues related to gate leakage current associated with surface states for GaN electronics. For this purpose, high-k dielectric materials with excellent thermal stabilities are of great interest and recent efforts demonstrated that AlGaN/GaN HEMTs passivated by Al2O3, Ga2O3, and H2O, exhibit significant reduction in gate leakage and enhancements in drain current.1 However, the effects of high-k dielectrics on the presence and evolution of trap states are relatively unexplored. Given the connection between traps, passivation and reliability, this area of interest is of great interest. Here, we employed constant-drain-current-based deep level optical and transient spectroscopies2 (CL-DLOS/CL-DLTS) to investigate correlations between deep levels and specific high-k dielectrics in AlGaN/GaN HEMTs. Ga-face AlGaN/GaN devices with 2 nm GaN cap layers were grown on Si (111) substrate by Nitronex using metalorganic chemical vapor deposition. One sample was processed without passivation, whereas two other samples were passivated by 15 nm Al2O3, and 15 nm H2O high-k dielectrics, respectively, deposited by atomic layer deposition to form metal-oxide-semiconductor (MOS)-HEMTs. CL-DLOS measurements revealed trap levels at Ec-3.10 eV and Ec-3.85 eV for un-passivated devices, matching those observed earlier for AlGaN layers,2,3 an additional level at Ec-1.68 eV, and a level at Ec-2.6 eV likely due to the Vc in GaN. Passivation resulted in significant differences in the DLOS spectra. The most obvious result is a ~5X increase in total trap concentration for the H2O passivated device – noting that sources for most of these traps have been previously assigned to carbon or cation vacancy defects in GaN and AlGaN.4 More striking is the appearance of a new trap with an Ec-1.8 eV onset and concentration of ~1x10^14 cm^-2, which might be associated with the HO-GaN interface or the HO2 itself. The high trap concentration creates a large threshold voltage shift upon optical excitation of individual traps. This effect was not apparent for the Al2O3-passivated sample, which revealed relatively little impact based on CL-DLOS alone. We are presently performing CL-DLTS measurements to observe traps closer to Ec than possible by CL-DLOS to obtain a comprehensive picture. However, pulsed I-V results from these devices are also revealing and consistent with the trap spectroscopy results where the H2O passivated device displays the largest drain-current dispersion while Al2O3 passivation both reduces dispersion and increases the drain current magnitude compared to the un-passivated device – both of which may result from successful passivation of shallower states that we are currently exploring by CL-DLTS.2 [1] O. I. Saadat, et al., IEEE Electron Device Lett.,30,1254(2009). [2] A. Arechart, PhD dissertation, The Ohio State University, 2009. [3] A. Armstrong et al., Appl. Phys. Lett.,89,262116(2006). [4] A. Hierro et al., Appl. Phys. Lett.,77,1499(2000).

3:10 PM Break

3:30 PM Student Lecture
L6. PECVD-SiO2, Si or Si/Al2O3-Capped Ed-Mode AlN/GaN Inverters: Palacios2; Steven Ringel1; Jennifer Hite1; Karl Hobart1; Charles Eddy1; Fritz Kub1; Naval Research Laboratory; University of Maryland

The AlGaN/GaN High Electron Mobility Transistor (HEMT) has attracted considerable attention as a candidate next-generation device for both microwave and high power switching applications. While significant progress has been made toward developing depletion mode devices, a normally-off device is highly desirable for two key applications: power converters and digital logic circuits. Most efforts toward normally-off operation have focused on plasma processing methods to selectively modify the charge distribution only in the region under the gate, either by inductively coupled plasma (ICP) etching or fluorine-based plasma exposure. In this work, a reliable and selective wet etch structure is demonstrated. This structure consists of a GaN buffer layer, an ultrathin AlGaN layer (~8 nm) for threshold voltage control, and an AlN cap
layer to increase the polarization charge and reduce resistance in the source-drain access regions. A selective wet etch process has been developed based on literature reports that AlN is etched in heated AZ400K photoresist developer. A set of test samples with an 8 nm AlGaN layer were initially used to study the wet etch process and verify selectivity. XPS characterization confirmed that the etch is selective to AlN, and stopped on layers containing Ga. SEM images were taken on unaged samples, and indicated lateral etching of the AlN layer due to the isotropic nature of the wet etch process. A study of threshold voltage indicated a shift from -1.3V on an unetched structure to -0.4V after 10 minutes of etching, then no further change up to 70 minutes, supporting the etch stop hypothesis. The current level degraded with each subsequent etch step, which was thought to be due to the increase the resistance in the source-drain access regions due to the lateral etching. This is consistent with measurements of the on-resistance from gated device testing. A sample with a 4 nm AlGaN layer, etched using the optimized etch time, demonstrated a threshold voltage of +0.21V, shown in Figure 3. The threshold voltage values for both 8 nm and 4 nm AlGaN layers are consistent with theoretical calculations and literature reports from structures with comparable AlGaN thickness. While current density was low, it is comparable to that found in an unetched structure with similar sheet resistance and charge density.

4:30 PM Student
L9. Growth and Characterization of InGaN Heterojunction Bipolar Transistors: Zachary Lochner; Hee Jin Kim; Suk Choi; Yi-Che Lee; Yun Zhang; Jae-Hyun Ryoo; Shyh-Chiang Shen; Russell Dupuis; 'Georgia Institute of Technology

The device operation of InGaN/GaN heterojunction bipolar transistors (HBTs) grown by metalorganic chemical vapor deposition is examined. InGaN is used in the p-type base layer for NpN III-nitride HBTs due to its improved p-type electrical properties, as well as its lower bandgap energy relative to that of GaN, resulting in reduced base contact and sheet resistance. The strain induced between the InGaN base and outer GaN emitter and collector layers leads to material defects, such as dislocation and V-defects, degrading the quality of the base and emitter, and hence inhibiting the device performance. Thus a graded base-collector (BC) and base-emitter (BE) structure was previously developed to improve crystal qualities at each interface and improve the current gain. This study compares structures with two different Indium concentrations, 3% and 5%, each employing the graded junction design. The HBT structures presented in this study consists of a 70 nm n+-GaN:Si (n=1×10^19 cm^-3) emitter, a 30 nm n^-In_xGa1-xN:Si (n=1×10^18 cm^-3 x=0.03/0.05) graded emitter, a 100 nm p^-In_xGa1-xN:Mg base (p=2.5×10^18 cm^-3, x=0.03, 0.05), a 30 nm In_xGa1-xN:Si graded collector (n=1×10^18 cm^-3, x=0.03/0.05), a 0.5 μm n-GaN:Si collector (n=1×10^16 cm^-3), and 1.0 μm n^-GaN:Si subcollector (n=2×10^15 cm^-3). The BC grading layer was grown by ramping the trimethylindium (TMI) flow rate, while the BE grading layer utilized both TMI and temperature ramping. The Indium composition was varied by adjusting the base growth temperatures to 850°C and 820°C for 3% and 5% respectively. Separate samples were grown just up to the base to compare the surface morphology of In_yGa_{1-y}N and In_yGa_{1-y}N by atomic force microscopy. The In_yGa_{1-y}N base-only sample had a higher pit density than the In_yGa_{1-y}N counterpart, as is expected from higher strain conditions. The effects of these defects are reflected in the device performance. If we consider the band offset between the InGaN base and GaN layer, the HBTs with p-In_yGa_{1-y}N base are expected to show higher current gain than HBTs with p-In_yGa_{1-y}N base. However, typical current gains for HBTs with p-In_yGa_{1-y}N base were found to be around 82 and the current gains for HBTs with p-In_yGa_{1-y}N base were around 35, lower than that of the HBTs with p-In_yGa_{1-y}N base. It is supposed that the higher defect density compromises the benefits of the lower bandgap. Several other device configurations have also been considered in order to improve performance, including a single quantum well and superlattice base structure. It is theorized that the quantum confinement will aid lateral carrier transport within the base.

4:50 PM Student
L10. High Temperature Transport Properties of GaN HEMTs with Various Heterostructure Designs: Ronghua Wang; Yu Cao; Guowang Li; Tom Zimmermann; Chuaxun Lian; Xiang Gao; Shiping Guo; Dedeep Jena; Huili Xing; 'University of Notre Dame; 'IQE RF LLC

GaN based HEMTs are being developed for high-temperature, high-power and high-frequency applications. The advantages over traditional GaAs and Si based electronic devices are the wide band gap, and high carrier densities. At high current levels, the channel reaches high temperatures in AlGaN/GaN HEMTs, with a corresponding drop in the conductance of the two-dimensional electron gas (2DEG). To improve the high-power and high-temperature device performance, it is necessary to understand the high temperature transport properties of nitride transistors. In this work, high temperature Hall-effect measurements were performed for GaN HEMTs employing various heterostructures. Five different HEMT heterostructures were studied in a comparative fashion-(a) Al0.28Ga0.72N/GaN, (b) Al0.28Ga0.72N/AlN/GaN, (c) Al0.83In0.17N/AIN/ GaN, (d)Al0.80Ga0.20N/AIN/GaN, and (e) AIN/GaN. Mesa-isolated van der Pauw geometries with annealed Ti/Al/Ni/Au contacts were used for Hall-effect measurements, which were performed with a Lakeshore HMS system over the temperature range 25°C<T<475°C. The 2DEG density Ns drops slightly from 25 to 200°C and then increases monotonically for Sample (a)-(c), but increased slowly from 25 to 400°C, and then sharply till 475°C in Sample (d)-(e). The charge density in each sub-band Ns (i) is related with Ef-Ei and T, and NscT in our study arrange with a constant Ef-Ei. But the band gap shrinkage with increasing temperature leads to a smaller Ef-Ei, and therefore Ns decreased first in Sample (a)-(c). But in Sample (d) and (e), thermal expansion should be considered because both structures have a very large piezoelectric polarization, which strongly depends on the strain. For all the samples, Ns increased sharply for T>400°C. This is possibly associated with the thermal ionization of deep-levels and traps in GaN buffers, but needs more work to verify. The 2DEG mobility drops with increasing temperature, and merges to ~200 cm^2/V.s at 475°C irrespective of the heterostructure design. Taking Sample (a) and (b) as an example, acoustic phonon (AP) scattering, longitudinal optical (LO) phonon scattering, and alloy disorder scattering mechanisms were taken into account to model the mobility temperature-dependence, and resulted in a good match with the experimental results. When the temperature is higher than 200°C, LO phonon scattering becomes dominant, and the mobility becomes independent of the specific nature of the heterostructure. When the temperature is lower than 200°C, the slight mobility variation is related with the 2DEG density; LO phonon scattering is stronger for higher carrier density, leading to a lower mobility. In summary, high temperature transport properties in various GaN HEMT heterostructures from 25 to 475°C have been investigated using Hall-effect measurements. The 2DEG density change varies in different structures but increases generally, and the mobility drops as temperature increases. At temperatures higher than 400°C, LO phonon scattering limits the mobility to 200 cm^2/V.s for all studied heterostructures.